鏅傞枔锛�2025/5/23 20:41:12
闁辫畝锛�19
XC7A15T-L1CSG324I鏄疿ilinx鍏徃鎺ㄥ嚭鐨凙rtix-7绯诲垪FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛変腑鐨勪竴鍊嬪瀷铏�銆傝┎绯诲垪灞簬楂樻�ц兘銆佷綆鍔熻�楃殑7绯诲垪FPGA锛岄仼鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)銆侀啱(y墨)鐧�銆佽埅绌鸿埅澶╁拰鍦嬮槻绛夐牁鍩熺殑寰╅洔瑷▓闇�姹�銆侫rtix-7 FPGA閲囩敤浜�28nm宸ヨ棟鎶�琛�锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婂绋祵鍏ュ紡瀛樺劜鍣ㄥ拰DSP妯″锛岄仼鍚堜簬楂樺瘑搴﹂倧杓泦鎴愬拰淇¤櫉铏曠悊鎳夌敤銆�
銆�銆�XC7A15T琛ㄧず鐨勬槸瑭茶姱鐗囩殑鍏烽珨瀹归噺绱氬垾锛屽叾涓寘鍚ぇ绱�15,000鍊嬮倧杓柈鍏冿紙LCs锛�銆侺1琛ㄧず閫熷害绛夌礆锛孋SG324鍓囨槸灏佽椤炲瀷锛岄噰鐢�324寮曡叧鐨凜SG锛圕SP Plastic BGA锛夊皝瑁�锛孖浠ｈ〃鍟嗘キ(y猫)绱氬伐浣滄韩搴﹁寖鍦嶏紙0掳C鑷�+85掳C锛夈��
鍣ㄤ欢绯诲垪锛欰rtix-7
銆�銆�鍨嬭櫉锛歑C7A15T-L1CSG324I
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細15K
銆�銆�RAM瀹归噺锛氱磩90KB
銆�銆�DSP slices鏁�(sh霉)閲忥細90
銆�銆�閰嶇疆妯″紡锛歋electMAP鎴朚aster/Slave SPI
銆�銆�I/O banks锛�18
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹�0.9V锛岃紨鍔╅浕澹�1.8V鎴�3.3V
銆�銆�灏佽锛欳SG324
銆�銆�宸ヤ綔婧害鑼冨湇锛�0掳C鑷�+85掳C
銆�銆�宸ヨ棟鍒剁▼锛�28nm
銆�銆�鏅傞悩璩囨簮锛歁MCM锛堝妯℃檪閻樼鐞嗘ā濉婏級
Artix-7绯诲垪FPGA鐨勪富瑕佺壒榛炴槸鍏堕珮鎬ц兘鑸囦綆鍔熻�楃殑瀹岀編绲�(ji茅)鍚堛�俋C7A15T-L1CSG324I鍏峰倷浠ヤ笅闂滈嵉鐗规�э細
銆�銆�1. 楂樻�ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬�6.6Gbps鐨勯珮閫熸敹鐧�(f膩)鍣�锛岄仼鍚堝悇绋�氫俊鎺ュ彛銆�
銆�銆�2. 璞愬瘜鐨勯倧杓硣婧愶細鍖呮嫭澶ч噺鍙法绋嬮倧杓柈鍏�銆丷AM濉婂拰DSP slices锛岃兘澶犳豢瓒冲京闆滅殑绠楁硶瀵︾従(xi脿n)闇�姹�銆�
銆�銆�3. 闈堟椿鐨勫瓨鍎查伕闋咃細鍏�(n猫i)閮ㄩ泦鎴愮殑Block RAM鍜孌istributed RAM鍙互闈堟椿閰嶇疆鐐哄悇绋瓨鍎茬祼(ji茅)妲�(g貌u)銆�
銆�銆�4. 鍏�(n猫i)缃‖鏍告ā濉婏細濡侾CIe鎺у埗鍣�銆佷互澶恫(w菐ng)MAC绛�锛屾笡灏戜簡灏嶅閮ㄨ姱鐗囩殑闇�姹傘��
銆�銆�5. 鍔熻�楀劒(y艒u)鍖栵細閫氶亷PowerArtist宸ュ叿鍙互灏嶈ō瑷堥�茶鍔熻�楀垎鏋愬拰鍎�(y艒u)鍖�锛岄�蹭竴姝ラ檷浣庣郴绲�(t菕ng)鑳借��銆�
銆�銆�6. 瀹夊叏鎬у寮凤細鎻愪緵AES鍔犲瘑鍜孲HA-256鍝堝笇鍔熻兘锛屼繚璀风煡璀樼敘(ch菐n)娆�(qu谩n)鍜屾暩(sh霉)鎿�(j霉)瀹夊叏銆�
銆�銆�7. 鏄撶敤鐨勮ō瑷堝伐鍏凤細Xilinx Vivado Design Suite鎻愪緵浜嗗緸瑷▓杓稿叆鍒伴璀夌殑涓�绔欏紡瑙ｆ焙鏂规锛岀啊鍖栦簡闁嬬櫦(f膩)娴佺▼銆�
XC7A15T-L1CSG324I寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬鍩虹珯灏勯牷鍠厓銆佺恫(w菐ng)绲′氦鎻涙鍜岃矾鐢卞櫒涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵︽檪鎺у埗銆佸湒鍍忚檿鐞嗗拰閬嬪嫊鎺у埗绛夐牁鍩�銆�
銆�銆�3. 閱�(y墨)鐧傞浕瀛愶細渚嬪瓒呰伈娉㈡垚鍍忚ō鍌欎腑鐨勪俊铏熻檿鐞嗛儴鍒�銆�
銆�銆�4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細楂樻竻瑕栭牷铏曠悊銆佽櫅鎿従(xi脿n)瀵︼紙VR锛夊拰澧炲挤鐝�(xi脿n)瀵︼紙AR锛夌浉闂滅敘(ch菐n)鍝�銆�
銆�銆�5. 鑸┖鑸ぉ鑸囧湅闃诧細闆烽仈绯荤当(t菕ng)銆佽(w猫i)鏄熼�氫俊浠ュ強灏庤埅瑷倷涓殑闂滈嵉绲勪欢銆�
XC7A15T-L1FTG256I
銆�銆�XC7A15T-L1FGG484I
銆�銆�XC7A15T-L1CSG324C
