鍨嬭櫉锛歑C6VS315T-1FFG1156I
銆�銆�绯诲垪锛歋partan-6 LX
銆�銆�宸ヨ棟锛�45nm
銆�銆�閭忚集鍠�鍏冿��315K CLBs
銆�銆�DSP Slice 鏁�(sh霉)閲忥細270
銆�銆�Block RAM 瀹归噺锛�1800 Kb
銆�銆�閰嶇疆 Flash锛氱劇鍏�(n猫i)缃�
銆�銆�I/O 鏁�(sh霉)閲忥細496
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�灏佽�濆舰寮忥細FFG1156
銆�銆�鏅傞悩绠＄悊锛氶泦鎴� DCM 鍜� PLL
銆�銆�鏀�鎸佺殑閰嶇疆妯″紡锛歋lave Serial, Master SelectMAP, Boundary Scan

1. 楂樻�ц兘鏋舵��(g貌u)锛歋partan-6 FPGA 鎻愪緵浜嗗劒(y艒u)鍖栫殑閭忚集绲�(ji茅)妲�(g貌u)锛屾敮鎸侀珮閬� 500 MHz 鐨勬檪閻橀牷鐜�锛岄仼鍚堥珮鎬ц兘瑷堢畻浠诲嫏(w霉)銆�
銆�銆�2. 鍏�(n猫i)缃� DSP 妯″�婏細XC6VS315T 鍖呭惈 270 鍊� DSP Slice锛岃兘澶犻珮鏁堝�︾��(xi脿n)涔樻硶绱�鍔犻亱绠楋紝闈炲父閬╁悎鏁�(sh霉)瀛椾俊铏熻檿鐞嗘噳(y墨ng)鐢�銆�
銆�銆�3. 澶у�归�� Block RAM锛�1800 Kb 鐨勫垎甯冨紡瀛樺劜鍣ㄥ拰 Block RAM锛岀偤寰�(f霉)闆滄暩(sh霉)鎿�(j霉)娴佽檿鐞嗘彁渚涗簡鍏呰冻鐨勫瓨鍎茬┖闁�銆�
銆�銆�4. 楂橀�熸敹鐧�(f膩)鍣�锛氶洊鐒� XC6VS315T 涓嶅叿鍌欓泦鎴愮殑楂橀�熸敹鐧�(f膩)鍣ㄦā濉�锛屼絾閫氶亷澶栭儴 PHY 鑺�鐗囧彲浠ヨ紩鏉炬摯灞曢珮閫熸帴鍙ｅ姛鑳姐��
銆�銆�5. 闈堟椿鐨� I/O 鏀�鎸侊細鎻愪緵澶氶�� 496 鍊嬬敤鎴跺彲绶ㄧ▼ I/O 寮曡叧锛屾敮鎸佸�氱ó妯欐簴闆诲�撻浕骞�锛屾豢瓒冲悇绋�鎺ュ彛闇�姹�銆�
銆�銆�6. 鍔熻�楀劒(y艒u)鍖栵細Spartan-6 绯诲垪閲囩敤 Power Matters Alliance 鎶�琛�(sh霉)锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅傞’钁楅檷浣庡姛鑰�銆�
銆�銆�7. 鏄撶敤鐨勮ō(sh猫)瑷堝伐鍏凤細Xilinx ISE Design Suite 鎻愪緵瀹屾暣鐨勯枊鐧�(f膩)鐠�(hu谩n)澧�锛屾敮鎸佸緸 RTL 瑷�(sh猫)瑷堝埌纭�浠惰��(di脿o)瑭︾殑鍏ㄦ祦绋嬫搷浣�銆�

1. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細
銆�銆�濡傞珮娓呰�栭牷铏曠��銆侀煶闋荤法瑙ｇ⒓鍜屽湒褰㈠姞閫熺瓑鍔熻兘銆�
銆�銆�2. 宸ユキ(y猫)鑷�鍕曞寲锛�
銆�銆�鐢ㄤ簬瀵︽檪鎺у埗銆佸偝鎰熷櫒鏁�(sh霉)鎿�(j霉)閲囬泦鍜屾�熷櫒瑕栬�恒��
銆�銆�3. 閫氫俊瑷�(sh猫)鍌欙細
銆�銆�閬╃敤浜庡熀绔�銆佽矾鐢卞櫒鍜屽叾浠栫恫(w菐ng)绲�(lu貌)鍩虹��(ch菙)瑷�(sh猫)鏂戒腑鐨勬暩(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆�銆�4. 宓屽叆寮忕郴绲�(t菕ng)锛�
銆�銆�浣滅偤鏍稿績铏曠悊鍣ㄦ垨鍗�(xi茅)铏曠悊鍣�锛岀敤浜庨亱琛屾搷浣滅郴绲�(t菕ng)鎴栧煼(zh铆)琛岀壒瀹氫换鍕�(w霉)銆�
銆�銆�5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細
銆�銆�渚嬪�傝秴鑱叉尝鎴愬��銆佺梾浜虹洠(ji膩n)璀峰剙绛夐渶瑕侀珮绮惧害鏁�(sh霉)鎿�(j霉)铏曠悊鐨勫牬鍚�銆�
銆�銆�6. 姹借粖闆诲瓙锛�
銆�銆�鏀�鎸佸��(d菐o)鑸�銆佸�涙▊绯荤��(t菕ng)鍜岄�曢�涜紨鍔╃郴绲�(t菕ng)鐨勯枊鐧�(f膩)銆�

XC6VS315T-2FFG1156C
銆�銆�XC6VS315T-3FFG1156I
銆�銆�XC6VS315T-3FFG1156C