鏅傞枔锛�2025/5/15 16:29:52
闁辫畝锛�23
XC6SLX16FTG256 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏熴�係partan-6 FPGA 瀹氫綅浜庝綆鎴愭湰銆佷綆鍔熻�楃殑鎳夌敤鍫存櫙锛岄仼鍚堝皪鎴愭湰鏁忔劅浣嗕粛鐒堕渶瑕侀珮鎬ц兘鍜岄潏娲绘�х殑宓屽叆寮忕郴绲�(t菕ng)瑷▓銆�
銆�銆�XC6SLX16 灞簬 Spartan-6 LX 绯诲垪锛岃┎绯诲垪浠ラ倧杓硣婧愮偤鏍稿績锛岄仼鐢ㄤ簬闇�瑕佽純楂橀倧杓瘑搴︿絾杓冨皯 DSP 鎴栧瓨鍎插櫒璩囨簮鐨勬噳鐢�銆侳TG256 琛ㄧず鑺墖閲囩敤 FineLine BGA 灏佽褰㈠紡锛屽叿鏈� 256 鍊嬪紩鑵炽��
鍨嬭櫉锛歑C6SLX16FTG256
銆�銆�灏佽锛欶TG256
銆�銆�閭忚集鍠厓鏁�(sh霉)锛�16,416
銆�銆�RAM锛氱磩 370KB 鍒嗗竷寮� RAM 鍜� 1,843 KB 濉� RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細40
銆�銆�I/O 寮曡叧鏁�(sh霉)閲忥細144
銆�銆�閰嶇疆妯″紡锛氬緸 SPI銆丅PI 鍜� PROM
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹撶偤 1.2V锛孖/O 闆诲鑼冨湇鐐� 1.2V 鑷� 3.3V
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 90掳C锛夋垨宸ユキ(y猫)绱氾紙-40掳C 鑷� 100掳C锛�
銆�銆�宸ヨ棟绡�(ji茅)榛烇細40nm
XC6SLX16FTG256 鎻愪緵浜嗚睈瀵岀殑鍔熻兘鍜岄潏娲荤殑瑷▓鑳藉姏锛岄仼鐢ㄤ簬澶氱ó鎳夌敤闋樺煙銆�
銆�銆�1. 楂樻�ц兘鏋舵锛氬熀浜庡叐浠ｆ敼閫茬殑 FPGA 鏋舵锛屾彁渚涗簡姣斾笂涓�浠ｆ洿楂樼殑鎬ц兘鍜屾洿浣庣殑鍔熻�椼��
銆�銆�2. 鍏х疆 Block RAM 鍜屽垎甯冨紡 RAM锛氬厑瑷辫ō瑷堣�呴珮鏁堝湴瀵︾従(xi脿n)鏁�(sh霉)鎿�(j霉)绶╁瓨銆佹煡鎵捐〃绛夊姛鑳姐��
銆�銆�3. 鏀寔澶氱ó鏁�(sh霉)瀛椾俊铏熻檿鐞� (DSP) 鍔熻兘锛氬収缃殑 DSP Slice 鍙敤浜庡鐝�(xi脿n)婵炬尝鍣�銆丗FT 绛夌畻娉曘��
銆�銆�4. 澶氱ó I/O 妯欐簴鏀寔锛氬寘鎷� LVCMOS銆丩VDS銆丷SDS 绛夊绋珮閫熷拰浣庨�熸帴鍙ｆ婧�锛岃兘澶犳豢瓒充笉鍚岀殑閫氫俊闇�姹傘��
銆�銆�5. 鍏х疆鏅傞悩绠＄悊妯″锛氶�氶亷 DCM 鍜� PLL 瀵︾従(xi脿n)闈堟椿鐨勬檪閻樺垎闋�銆佸�嶉牷鍜岀浉浣嶈鏁村姛鑳姐��
銆�銆�6. 宓屽叆寮忓瓨鍎插櫒鐢熸垚鍣細鍙互鐢熸垚 FIFO銆侀洐绔彛 RAM 绛夊京闆滃瓨鍎茬祼妲�銆�
銆�銆�7. 鍙法绋� I/O 闆诲钩锛氭敮鎸佸绲勪笉鍚岄浕澹撶殑 I/O 閰嶇疆锛屼究浜庤垏澶栭儴鍣ㄤ欢鍏煎銆�
銆�銆�8. 浣庡姛鑰楄ō瑷堬細閲囩敤浜嗗彲閬哥殑 Power-down 妯″紡锛屽湪涓嶄娇鐢ㄦ檪鍙互椤憲闄嶄綆鍔熻��銆�
XC6SLX16FTG256 寤ｆ硾鎳夌敤浜庡悇绋祵鍏ュ紡绯荤当(t菕ng)涓�锛屽挨鍏舵槸鍦ㄩ渶瑕侀珮闆嗘垚搴﹀拰闈堟椿鎬х殑鍫村悎銆�
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬閬嬪嫊鎺у埗銆佹鍣ㄤ汉鎺у埗銆佸伐寤犵洠(ji膩n)鎺х瓑銆�
銆�銆�2. 娑堣不闆诲瓙锛氬楂樻竻闆昏銆佹姇褰卞剙銆佹暩(sh霉)纰肩浉姗熶腑鐨勫湒鍍忚檿鐞嗗拰瑕栭牷绶ㄧ⒓瑙ｇ⒓銆�
銆�銆�3. 閫氫俊瑷倷锛氬熀甯惰檿鐞�銆佸崝(xi茅)璀拌綁鎻�銆佸皬鍨嬪熀绔欑瓑銆�
銆�銆�4. 閱�(y墨)鐧傝ō鍌欙細瓒呰伈鎴愬儚銆佹偅鑰呯洠(ji膩n)璀峰剙鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆�銆�5. 姹借粖闆诲瓙锛欰DAS 杓斿姪椐曢绯荤当(t菕ng)銆佽粖杓変俊鎭妯傜郴绲�(t菕ng)鐨勬帴鍙ｆ摯灞曘��
銆�銆�6. 娓│娓噺锛氫俊铏熺櫦(f膩)鐢熷櫒銆佺ず娉㈠櫒绛夊剙鍣ㄧ殑鏍稿績鎺у埗鍠厓銆�
銆�銆�7. 鐗╄伅(li谩n)缍�(w菐ng) (IoT)锛氱恫(w菐ng)闂滆ō鍌�銆佸偝鎰熷櫒铻嶅悎銆侀倞绶ｈ▓绠楀钩鑷�銆�
XC6SLX9FTG256
銆�銆�XC6SLX25FTG256
銆�銆�XC6SLX45FTG256
銆�銆�XC6SLX75FTG256
