XQ5VLX85-1EF676IES 鏅傞枔锛�2025/5/7 22:01:16 闁辫畝锛�24

XQ5VLX85-1EF676IES 鏄竴娆惧熀浜� Xilinx 鐨� Virtex-5 绯诲垪鐨勯珮绔� FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夎姱鐗�銆傝┎绯诲垪鑺墖灏堢偤楂樻€ц兘鍜岄珮瀵嗗害鎳�(y墨ng)鐢ㄨō(sh猫)瑷�锛岄仼鐢ㄤ簬閫氫俊銆佷俊铏熻檿鐞�銆佽闋诲拰鍦栧儚铏曠悊浠ュ強娓│娓噺绛夐牁(l菒ng)鍩熴€�
銆€銆€Virtex-5 绯诲垪閲囩敤浜嗗厛閫茬殑 65nm 宸ヨ棟鎶€琛�(sh霉)锛屾彁渚涘崜瓒婄殑鎬ц兘鑸囧姛鑰楁瘮銆俋Q5VLX85-1EF676IES 灞簬 LX锛堜綆鍔熻€楋級瀹舵棌锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮鍜� DSP Slice锛屽悓鏅傛敮鎸侀珮閫熶覆琛岄€ｆ帴鍜屽叾浠栧绋瑷�(sh猫)鎺ュ彛銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑Q5VLX85-1EF676IES
銆€銆€绯诲垪锛歏irtex-5 LX
銆€銆€宸ヨ棟锛�65nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 8.5 钀€�
銆€銆€DSP Slice 鏁�(sh霉)閲忥細480鍊�
銆€銆€RAM 璩囨簮锛�3.9Mb 鍒嗗竷寮� RAM 鍜屽 RAM
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 496 鍊嬬敤鎴� I/O
銆€銆€閰嶇疆妯″紡锛歋electMAP, Master/Slave SPI, Boundary Scan
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆€銆€灏佽椤炲瀷锛欶G676 (19x19mm)
銆€銆€鍔熻€楋細鏍规摎(j霉)鍏烽珨鎳�(y墨ng)鐢ㄨ€屽畾锛屽吀鍨嬪€肩磩鐐哄咕鐡﹁嚦鍗佸咕鐡�

鐗规€�

XQ5VLX85-1EF676IES 鎻愪緵浜嗗挤澶х殑閭忚集铏曠悊鑳藉姏鍜岄潏娲荤殑璩囨簮閰嶇疆锛屼娇鍏堕仼鍚堝悇绋京(f霉)闆滅殑鎳�(y墨ng)鐢ㄥ牬鏅€備互涓嬫槸鍏朵富瑕佺壒鎬э細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬�(d谩) 500MHz 鐨勬檪閻橀牷鐜�锛屽苟涓斿収(n猫i)閮ㄥ欢閬叉サ浣�銆�
銆€銆€2. 璞愬瘜鐨� DSP 鏀寔锛氭瘡鍊� DSP Slice 鍖呭惈 27x18 涔樻硶鍣ㄥ拰绱氳伅(li谩n)鍔犳硶鍣�锛岄潪甯搁仼鍚堟暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€3. 澶у閲忓瓨鍎诧細鍏�(n猫i)缃殑鍒嗗竷寮� RAM 鍜屽 RAM 鍙豢瓒冲ぇ澶氭暩(sh霉)鏁�(sh霉)鎿�(j霉)绶╂矕闇€姹�銆�
銆€銆€4. 楂橀€熶覆琛屾敹鐧�(f膩)鍣細鏀寔楂橀仈(d谩) 6.5Gbps 鐨勯€熺巼锛岄仼鐢ㄤ簬 PCIe銆佸崈鍏嗕互澶恫(w菐ng)绛夊崝(xi茅)璀�銆�
銆€銆€5. 宓屽叆寮忕‖浠跺姞閫熸ā濉婏細濡� PowerPC 440 寰檿鐞嗗櫒纭牳锛岀敤浜庨渶瑕佸祵鍏ュ紡瑷堢畻鑳藉姏鐨勮ō(sh猫)瑷�銆�
銆€銆€6. 鍔熻€楀劒(y艒u)鍖栵細LX 绯诲垪鍦ㄤ繚璀夋€ц兘鐨勫悓鏅備篃娉ㄩ噸闄嶄綆鍔熻€楋紝閬╁悎灏嶇啽绠＄悊鏁忔劅鐨勭郴绲�(t菕ng)銆�
銆€銆€7. 瀹夊叏鍔熻兘锛氭敮鎸佸姞瀵嗛厤缃拰姣旂壒娴佺敖鍚嶉璀�锛屼繚璀风煡璀樼敘(ch菐n)娆�(qu谩n)鍜岃ō(sh猫)瑷堝畨鍏ㄣ€�
銆€銆€8. 鍙潬鎬э細閫氶亷鎶楀柈浜嬩欢缈昏綁(zhu菐n)锛圫EU锛夎ō(sh猫)瑷�锛岀⒑淇濆湪鎯″姡鐠�(hu谩n)澧冧笅绌�(w臎n)瀹氶亱琛�銆�

鎳�(y墨ng)鐢�

XQ5VLX85-1EF6闋�(l菒ng)鍩燂紝涓昏鍖呮嫭锛�
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡傚熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆€銆€2. 楂橀€熸暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗭細渚嬪闆烽仈(d谩)绯荤当(t菕ng)銆侀啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌欏拰宸ユキ(y猫)鑷嫊鍖�銆�
銆€銆€3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鏀寔楂樻竻瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓寮风瓑鍔熻兘銆�
銆€銆€4. 娓│鑸囨脯閲忥細鐢ㄤ簬瀵︽檪淇¤櫉鍒嗘瀽銆佷豢鐪熷钩鑷烘(g貌u)寤�銆�
銆€銆€5. 宓屽叆寮忕郴绲�(t菕ng)锛氱祼(ji茅)鍚� PowerPC 鏍稿績瀵︾従(xi脿n)杌熺‖浠跺崝(xi茅)鍚岄枊鐧�(f膩)銆�