鏅傞枔锛�2025/5/8 8:46:09
闁辫畝锛�24
XCZU4CG-1FBVB900E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale+ 绯诲垪 FPGA 鑺墖锛屽熀浜� 16nm FinFET 鍒剁▼宸ヨ棟銆傝┎鑺墖涓昏闈㈠悜楂樻�ц兘瑷堢畻銆侀�氫俊绯荤当(t菕ng)銆佹暩(sh霉)鎿�(j霉)涓績鍔犻�熶互鍙婂祵鍏ュ紡瑕栬绛夋噳鐢ㄩ牁(l菒ng)鍩�銆俋CZU4CG 灞簬 Zynq UltraScale+ MPSoC 绯诲垪锛岄泦鎴愪簡 ARM 铏曠悊鍣ㄨ垏鍙法绋嬮倧杓柈鍏�锛屽叿鍌欓珮搴︾殑闈堟椿鎬у拰寮峰ぇ鐨勮檿鐞嗚兘鍔�銆�
銆�銆�瑭插瀷铏熶腑鐨勫叿楂斿惈缇╁寘鎷細XC 琛ㄧず Xilinx 鍏徃鐢�(ch菐n)鍝�锛孼U 琛ㄧず Zynq UltraScale+ 绯诲垪锛�4 琛ㄧず鐗瑰畾鐨� FPGA 鍣ㄤ欢瑕�(gu墨)妯★紙濡傞倧杓柈鍏冩暩(sh霉)閲忥級锛孋G 琛ㄧず灏佽椤炲瀷鐐� Clarity-G锛�1 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)BVB 琛ㄧず鍏烽珨鐨勫皝瑁濆舰寮�锛�900 琛ㄧず灏佽灏哄鐐� 900 寮曡叧锛孍 琛ㄧず鍟嗙敤绱氭韩搴﹁寖鍦�銆�
鍒剁▼宸ヨ棟锛�16nm
銆�銆�閭忚集鍠厓锛氱磩 47K
銆�銆�ARM 鏍稿績锛氶洐鏍� ARM Cortex-A53 + 闆欐牳 ARM Cortex-R5
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2520
銆�銆�RAM 绺介噺锛氱磩 4.8MB
銆�銆�I/O 鏁�(sh霉)閲忥細鏈�澶� 462 鍊�
銆�銆�宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� 100掳C锛堝晢鐢ㄧ礆锛�
銆�銆�灏佽褰㈠紡锛欶BGA 900 寮曡叧
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹� 0.85V锛孖/O 闆诲 1.8V/3.3V
XCZU4CG-1FBVB900E 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樺害闆嗘垚鐨勬灦妲�(g貌u)锛岃瀺鍚堜簡鍙法绋嬮倧杓�銆佽檿鐞嗗櫒瀛愮郴绲�(t菕ng)鍜岀‖鏍稿瑷�锛岄仼鐢ㄤ簬寰╅洔鐨勭暟妲�(g貌u)瑷堢畻浠诲嫏銆�
銆�銆�2. 鏀寔瀵︽檪铏曠悊闇�姹�锛岄�氶亷闆欐牳 ARM Cortex-R5 瀵︾従(xi脿n)楂樺彲闈犳�т换鍕欏煼(zh铆)琛屻��
銆�銆�3. 鍏�(n猫i)缃� DDR4 鎺у埗鍣�锛屾敮鎸侀珮閬� 2400 Mbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼銆�
銆�銆�4. 鎻愪緵璞愬瘜鐨勬帴鍙ｉ伕闋�锛屽寘鎷� PCIe Gen3銆乁SB 3.0 鍜屽崈鍏嗕互澶恫(w菐ng)绛夈��
銆�銆�5. 楂樻�ц兘鐨� DSP Slice 瑷▓锛岄仼鍚堜俊铏熻檿鐞嗐�佹鍣ㄥ缈掓帹鐞嗗拰鍏朵粬瑷堢畻瀵嗛泦鍨嬫噳鐢ㄥ牬鏅�銆�
銆�銆�6. 鍔熻�楀劒(y艒u)鍖栬ō瑷�锛岄仼鐢ㄤ簬灏嶈兘鏁堟瘮鏈夎純楂樿姹傜殑閭婄罚瑷堢畻瑷倷銆�
銆�銆�7. 鏀寔澶氱ó鎿嶄綔绯荤当(t菕ng)锛屽寘鎷� Linux 鍜屽鏅傛搷浣滅郴绲�(t菕ng)锛圧TOS锛夈��
銆�銆�8. 鍏峰倷纭欢瀹夊叏妯″锛圚SM锛�锛屾彁渚涘姞瀵嗗瘑閼扮鐞嗗拰瀹夊叏鍟熷嫊鍔熻兘锛岀⒑淇濈郴绲�(t菕ng)瀹夊叏鎬�銆�
XCZU4CG-1FBVB900E 寤ｆ硾鎳夌敤浜庝互涓嬮牁(l菒ng)鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬 5G 鍩虹珯銆佺恫(w菐ng)绲¤矾鐢卞櫒鍜屼氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬宸ユキ(y猫)鎺у埗銆佹鍣ㄤ汉鍜岄爯娓�х董璀�銆�
銆�銆�3. 姹借粖闆诲瓙锛氶珮绱氶椐涜紨鍔╃郴绲�(t菕ng)锛圓DAS锛�銆佽嚜鍕曢椐涘煙鎺у埗鍣�銆�
銆�銆�4. 瑕栭牷鐩�(ji膩n)鎺э細瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忚檿鐞嗗拰鏅鸿兘鍒嗘瀽銆�
銆�銆�5. 閱�(y墨)鐧傝ō鍌欙細閱�(y墨)瀛稿奖鍍忚檿鐞�銆佹偅鑰呯洠(ji膩n)璀风郴绲�(t菕ng)銆�
銆�銆�6. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�燂細鏁�(sh霉)鎿�(j霉)搴煡瑭㈠姞閫�銆佺恫(w菐ng)绲″姛鑳借櫅鎿寲锛圢FV锛夊鐝�(xi脿n)銆�
銆�銆�7. 鐗╄伅(li谩n)缍�(w菐ng)锛圛oT锛夌恫(w菐ng)闂�(gu膩n)锛氶倞绶ｈ▓绠楃瘈(ji茅)榛炵殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囬爯铏曠悊銆�
XCZU5EV-1FFVE1156E
銆�銆�XCZU6CG-1FBVA625E
銆�銆�XCZU7EV-2FFVC1156E
