XCVU190-H1FLGA2577E 鏅傞枔锛�2025/4/27 9:22:12 闁辫畝锛�30

XCVU190-H1FLGA2577E鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex UltraScale+绯诲垪FPGA鑺墖涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪FPGA閲囩敤鍏堥€茬殑16nm FinFET宸ヨ棟鍒堕€�锛屽叿鍌欏挤澶х殑閭忚集璩囨簮銆侀珮鎬ц兘鐨凞SP鍠厓浠ュ強璞愬瘜鐨処/O鎺ュ彛锛岃兘澶犳豢瓒抽珮绔▓绠�銆侀€氫俊銆佹暩(sh霉)鎿�(j霉)涓績鍜岃埅绌鸿埅澶╃瓑闋�(l菒ng)鍩熺殑鎳�(y墨ng)鐢ㄩ渶姹�銆�
銆€銆€姝ゅ瀷铏熺殑FPGA鑺墖涓昏閲濆皪楂樺付瀵€侀珮鎬ц兘鐨勬噳(y墨ng)鐢ㄥ牬鏅ō(sh猫)瑷�锛屽叾鍏�(n猫i)閮ㄩ泦鎴愪簡澶ч噺鐨勫彲绶ㄧ▼閭忚集鍠厓鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣�锛岄仼鐢ㄤ簬寰╅洔鐨勪俊铏熻檿鐞嗕换鍕�(w霉)鍜屾暩(sh霉)鎿�(j霉)瀵嗛泦鍨嬮亱绠�銆�

鍙冩暩(sh霉)

灏佽锛欻1FLGA2577
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱�190钀€�
銆€銆€RAM瀹归噺锛殈43.8MB
銆€銆€DSP鍠厓鏁�(sh霉)閲忥細~11,640鍊�
銆€銆€I/O寮曡叧鏁�(sh霉)锛氭渶澶�2,448鍊�
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丅PI
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�+100掳C
銆€銆€渚涢浕闆诲锛�1.0V鏍稿績闆诲锛岃紨鍔╅浕澹撶偤1.8V鎴�3.3V

鐗规€�

XCVU190-H1FLGA2577E鍏锋湁鍗撹秺鐨勬€ц兘鍜岄潏娲绘€э紝鏀寔澶氱ó楂樼礆鍔熻兘銆�
銆€銆€棣栧厛锛屽畠鎿佹湁澶ч噺鍙法绋嬮倧杓柈鍏�锛屽彲浠ュ鐝�(xi脿n)寰╅洔鐨勬暩(sh霉)瀛楅浕璺ō(sh猫)瑷�锛屽寘鎷檿鐞嗗櫒銆佹帶鍒跺櫒鍜屽皥鐢ㄧ畻娉曞姞閫熷櫒绛�銆�
銆€銆€鍏舵锛屽収(n猫i)缃殑澶ц(gu墨)妯SP妯″浣垮緱瑭插櫒浠堕潪甯搁仼鍚堢敤浜庨珮鎬ц兘瑷堢畻闋�(l菒ng)鍩�锛屼緥濡傜煩闄ｉ亱绠椼€佸湒鍍忚檿鐞嗗拰姗熷櫒瀛哥繏鎺ㄧ悊銆�
銆€銆€姝ゅ锛屽畠閭勯厤鍌欎簡鐪惧楂橀€熶覆琛屾敹鐧�(f膩)鍣紙濡侾CIe Gen4銆�100GbE绛夛級锛岃兘澶犺紩鏉炬噳(y墨ng)灏嶅ぇ鏁�(sh霉)鎿�(j霉)鍌宠几闇€姹傘€傚悓鏅�锛屽叾璞愬瘜鐨勫瑷�(sh猫)鎺ュ彛渚夸簬鑸囧閮ㄨō(sh猫)鍌欓€ｆ帴锛屾摯灞曚簡绯荤当(t菕ng)闆嗘垚鑳藉姏銆�
銆€銆€鍦ㄥ姛鑰楃鐞嗘柟闈�锛岄€欐FPGA閫氶亷鍕曟厠(t脿i)闆绘簮瑾�(di脿o)绡€(ji茅)鎶€琛�(sh霉)鍎�(y艒u)鍖栬兘鑰�锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅傞檷浣庝簡閬嬭鎴愭湰銆�

鎳�(y墨ng)鐢�

XCVU190-H1FLGA2577E寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€嬮珮绉戞妧闋�(l菒ng)鍩�銆�
銆€銆€鍦ㄩ€氫俊琛屾キ(y猫)锛屽畠鍙互浣滅偤鏍稿績绲勪欢妲�(g貌u)寤�5G鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑淇¤櫉铏曠悊鍠厓銆�
銆€銆€灏嶄簬鏁�(sh霉)鎿�(j霉)涓績鑰岃█锛岄€欐FPGA甯歌鐢ㄤ締鍔犻€熸暩(sh霉)鎿�(j霉)搴煡瑭€€佽闋荤法纰艰В纰煎強鍔犲瘑瑙ｅ瘑鎿嶄綔銆�
銆€銆€鍙﹀锛屽湪宸ユキ(y猫)鑷嫊鍖栨帶鍒�銆侀啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎互鍙婅粛浜嬮浄閬旂郴绲�(t菕ng)涓篃鏈夊畠鐨勮韩褰憋紝鎻愪緵瀵︽檪鏁�(sh霉)鎿�(j霉)铏曠悊鑳藉姏鍜屽彲闈犵殑宸ヤ綔琛ㄧ従(xi脿n)銆�