XC7Z020-2CLG400I 鏅傞枔锛�2025/3/27 14:31:52 闁辫畝锛�47

XC7Z020-2CLG400I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Zynq-7000 绯诲垪 SoC锛圫ystem on Chip锛夊櫒浠朵腑鐨勪竴鍊嬪瀷铏�銆傝┎绯诲垪闆嗘垚浜嗗彲绶ㄧ▼閭忚集 FPGA 鍜岄洐鏍� ARM Cortex-A9 铏曠悊鍣�锛屾彁渚涢珮鎬ц兘鐨勫祵鍏ュ紡瑷堢畻鑳藉姏銆俋C7Z020 鍖呭惈 28nm 宸ヨ棟鎶€琛�(sh霉)涓嬬殑 FPGA 闄ｅ垪銆丄RM 铏曠悊绯荤当(t菕ng)锛圥S锛�銆佽睈瀵岀殑澶栬ō(sh猫)鎺ュ彛浠ュ強 DSP Slice 璩囨簮銆�
銆€銆€瀹冨唬娉涙噳(y墨ng)鐢ㄤ簬宸ユキ(y猫)鎺у埗銆侀€氫俊銆佽闋昏檿鐞嗗拰姹借粖闆诲瓙绛夐牁(l菒ng)鍩�銆�

鍙冩暩(sh霉)

鑺墖鍨嬭櫉锛歑C7Z020
銆€銆€灏佽褰㈠紡锛欳LG400
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€FPGA 閭忚集鍠厓锛氱磩 20,660 鍊� CLB
銆€銆€閰嶇疆瀛樺劜鍣細512KB Block RAM
銆€銆€DSP Slice 鏁�(sh霉)閲忥細250 鍊�
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�384 鍊�
銆€銆€鏀寔鐨勬渶澶ч牷鐜囷細绱� 642 MHz
銆€銆€宸ヨ棟绡€(ji茅)榛烇細28nm
銆€銆€宸ヤ綔闆诲锛�0.9V 鏍稿績锛�1.0V I/O

鐗规€�

1. 闆欐牳 ARM Cortex-A9 MPCore 铏曠悊鍣ㄥ瓙绯荤当(t菕ng)锛屽付鏈� NEON 鎿村睍鍜屾诞榛炲柈鍏�锛屾敮鎸佸鏅傛搷浣滅郴绲�(t菕ng)鍜� Linux 鎿嶄綔绯荤当(t菕ng)銆�
銆€銆€2. 鍏�(n猫i)缃� FPGA 闄ｅ垪锛屽叿鏈夐潏娲荤殑閭忚集绲�(ji茅)妲�(g貌u)锛屽彲浠ュ鐝�(xi脿n)鑷畾缇╃‖浠跺姞閫熷姛鑳�銆�
銆€銆€3. 鏀寔澶氱ó楂橀€熶覆琛屾帴鍙�锛屽 Gigabit Ethernet銆丳CIe Gen2 x1/x2 鍜� SATA锛屾豢瓒崇従(xi脿n)浠ｉ€氫俊闇€姹�銆�
銆€銆€4. 鎻愪緵澶氶仈 250 鍊� DSP Slice锛岄仼鐢ㄤ簬淇¤櫉铏曠悊鎳�(y墨ng)鐢�銆�
銆€銆€5. 宓屽叆浜嗗ぇ閲忓瑷�(sh猫) IP锛屽 USB銆丆AN銆乁ART銆両2C 鍜� SPI锛岀啊鍖栫郴绲�(t菕ng)瑷�(sh猫)瑷堛€�
銆€銆€6. 鏀寔閮ㄥ垎閲嶆柊閰嶇疆锛圥artial Reconfiguration锛�锛屽厑瑷卞湪閬嬭鏅傚嫊鎱�(t脿i)鏇存柊 FPGA 鏋舵(g貌u)銆�
銆€銆€7. 浣庡姛鑰楀劒(y艒u)鍖栬ō(sh猫)瑷堬紝閬╁悎渚挎敎寮忚ō(sh猫)鍌欐垨?q奴)顬咁瀱鎷胯埦姊拌喗?y墨ng)鐢ㄥ牬鏅�銆�

鎳�(y墨ng)鐢�

1. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屼緥濡傛鍣ㄨ瑕哄拰鏅鸿兘鐩�(ji膩n)鎺�銆�
銆€銆€2. 宸ユキ(y猫)鑷嫊鍖栬垏鎺у埗锛屽 PLC 鎺у埗鍣ㄥ拰姗熷櫒浜�銆�
銆€銆€3. 鏁�(sh霉)鎿�(j霉)閫氫俊锛屾兜钃嬬劇绶氬熀绔�銆佺恫(w菐ng)绲�(lu貌)浜ゆ彌姗熺瓑銆�
銆€銆€4. 姹借粖闆诲瓙锛屼緥濡� ADAS锛堥珮绱氶椐涜紨鍔╃郴绲�(t菕ng)锛夈€�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌�锛屽寘鎷秴鑱叉尝鎴愬儚鍜屾偅鑰呯洠(ji膩n)璀峰剙銆�
銆€銆€6. 寤ｆ挱鍜屽皥妤�(y猫)闊宠闋昏檿鐞�锛岀敤浜庡鏅傜法纰艰В纰煎強鍦栧舰娓叉煋銆�
銆€銆€7. 鐗╄伅(li谩n)缍�(w菐ng)缍�(w菐ng)闂�(gu膩n)锛屾暣鍚堟暩(sh霉)鎿�(j霉)閲囬泦鑸囬倞绶ｈ▓绠楀姛鑳�銆�