鏅傞枔锛�2025/4/28 17:02:43
闁辫畝锛�33
XC7Z014S-2CLG484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Zynq-7000 绯诲垪 All Programmable SoC 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎鑺墖闆嗘垚浜嗛洐鏍� ARM Cortex-A9 铏曠悊鍣ㄥ拰鍙法绋嬮倧杓� FPGA锛屼娇寰楃‖浠惰ō瑷堣垏杌熶欢瑷▓鑳藉鐒＄斧绲愬悎銆�
銆�銆�閫氶亷閫欑ó鏋舵锛孹C7Z014S 鎻愪緵浜嗛珮搴﹂潏娲荤殑纭欢鍔犻�熻兘鍔涳紝鍚屾檪鍏峰倷瀵︽檪铏曠悊鎬ц兘鍜屼綆鍔熻�楃壒鎬�銆傚畠閬╃敤浜庨渶瑕侀珮鎬ц兘瑷堢畻鍜屽畾鍒跺寲纭欢閭忚集鐨勫悇绋祵鍏ュ紡绯荤当鎳夌敤銆�
宸ヨ棟锛�28nm
銆�銆�鍏ф牳锛氶洐鏍� ARM Cortex-A9 MPCore锛堥亱琛岄牷鐜囬珮閬� 667 MHz锛�
銆�銆�FPGA 閭忚集鍠厓锛氱磩 28,000 鍊�
銆�銆�BRAM锛氱磩 530 Kb
銆�銆�DSP Slice锛氱磩 90 鍊�
銆�銆�I/O 寮曡叧锛氭渶澶氭敮鎸� 284 鍊嬬敤鎴� I/O
銆�銆�灏佽椤炲瀷锛欳LG484 (484 寮曡叧)
銆�銆�宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱� (-40掳C 鑷� +85掳C)
銆�銆�閰嶇疆妯″紡锛氫富寰� SPI銆佷互澶恫銆丼D 鍗＄瓑
1. 闆嗘垚闆欐牳 ARM Cortex-A9 MPCore 铏曠悊鍣ㄥ瓙绯荤当锛屾彁渚涘挤澶х殑閫氱敤瑷堢畻鍔熻兘銆�
銆�銆�2. FPGA 鍙法绋嬮倧杓儴鍒嗘敮鎸佸京闆滅畻娉曞姞閫熷拰鑷畾缇╁瑷枊鐧�(f膩)銆�
銆�銆�3. 鏀寔 AXI 绺界窔鎺ュ彛鍗旇锛屼究浜庡湪铏曠悊鍣ㄨ垏澶栬ō涔嬮枔瀵︾従楂樻晥鏁告摎鍌宠几銆�
銆�銆�4. 鍏х疆 DDR3 瀛樺劜鎺у埗鍣�锛屾敮鎸侀珮甯跺鍏у瓨瑷晱銆�
銆�銆�5. 鎻愪緵璞愬瘜鐨勫瑷帴鍙�锛屽寘鎷� USB銆丳CIe銆丟igabit Ethernet 鍜� CAN 绛�銆�
銆�銆�6. 浣庡姛鑰楄ō瑷堬紝閬╁悎渚挎敎寮忚ō鍌欏拰闆绘睜渚涢浕鎳夌敤銆�
銆�銆�7. 鎻愪緵瀹屾暣鐨勯枊鐧�(f膩)宸ュ叿閺�锛屽 Vivado HLS 鍜� SDK锛岀啊鍖栬粺纭欢鍗斿悓闁嬬櫦(f膩)娴佺▼銆�
1. 宓屽叆寮忚瑕虹郴绲�锛屼緥濡傚伐妤�(y猫)鐩告鍜岀劇浜烘銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹紝渚嬪 PLC 鍜屾鍣ㄤ汉銆�
銆�銆�3. 閱�(y墨)鐧傝ō鍌欙紝渚嬪瓒呰伈娉㈣ê鏂峰剙鍣�銆�
銆�銆�4. 姹借粖闆诲瓙闋樺煙锛屽 ADAS 杓斿姪椐曢绯荤当銆�
銆�銆�5. 閫氫俊鍩虹瑷柦锛屽灏忓瀷鍩虹珯鍜岀恫绲¤矾鐢卞櫒銆�
銆�銆�6. 鐗╄伅缍查棞瑷倷锛岀敤浜庡偝鎰熷櫒铻嶅悎鍜岄倞绶ｈ▓绠椼��
銆�銆�7. 娑堣不椤為浕瀛愮敘鍝�锛屼緥濡傞珮娓呰闋昏檿鐞嗚ō鍌�銆�
XC7Z010-2CLG400-2FFG676I, XC7Z020-2CLG484I
