XC7V585T-3FFG1157E 鏅傞枔锛�2025/4/29 11:26:13 闁辫畝锛�32

XC7V585T-3FFG1157E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖锛岃┎绯诲垪鑺墖灏堢偤楂樻€ц兘瑷堢畻銆佷俊铏熻檿鐞嗗拰閫氫俊鎳�(y墨ng)鐢ㄨ€岃ō(sh猫)瑷堛€傞€欐 FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰澶у閲忕殑宓屽叆寮忓瓨鍎插櫒锛岄仼鐢ㄤ簬寰╅洔鐨勬暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)浠ュ強闇€瑕侀珮甯跺鏁�(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶�?y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€瑭插瀷铏熶腑鐨� XC7V585T 琛ㄧず鍏烽珨鐨勭敘(ch菐n)鍝佸瀷铏�锛�-3 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)FG1157 琛ㄧず灏佽椤炲瀷锛孍琛ㄧず鍟嗙敤婧害鑼冨湇銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細580K
銆€銆€閰嶇疆闁冨瓨锛氱劇
銆€銆€RAM 瀹归噺锛�36.2Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2320
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�840
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲忥細24
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄩ€熺巼锛�6.6Gbps
銆€銆€鏅傞悩绠＄悊妯″锛�
銆€銆€鍏�(n猫i)閮ㄥ瓨鍎插櫒锛�288KB鍒嗗竷寮廟AM + 18MB濉奟AM
銆€銆€宸ヤ綔闆诲锛�1.0V鏍稿績闆诲
銆€銆€灏佽褰㈠紡锛欶FG1157

鐗规€�

Virtex-7 绯诲垪 FPGA 鐨� XC7V585T-3FFG1157E 鎻愪緵浜嗛珮搴﹂潏娲荤殑鏋舵(g貌u)锛屾敮鎸佸绋京闆滅殑瑷�(sh猫)瑷堥渶姹�銆傚畠闆嗘垚浜嗗ぇ閲忕殑 DSP Slice 鍜屽祵鍏ュ紡瀛樺劜鍣ㄨ硣婧�锛岃兘澶犻珮鏁堝湴瀵︾従(xi脿n)寰╅洔鏁�(sh霉)瀛椾俊铏熻檿鐞嗗姛鑳姐€傚悓鏅�锛屽叾楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄥ彲浠ユ豢瓒冲鍗�(xi茅)璀板拰楂樺付瀵殑闇€姹�銆�
銆€銆€姝ゅ锛岃┎鑺墖閭勬敮鎸侀儴鍒嗛噸閰嶇疆鍔熻兘锛屽厑瑷卞湪閬嬭閬庣▼涓皪鏌愪簺鍗€(q奴)鍩熼€茶閲嶆柊绶ㄧ▼锛屽緸鑰屽劒(y艒u)鍖栫郴绲�(t菕ng)鎬ц兘骞堕檷浣庡姛鑰�銆�
銆€銆€Virtex-7 FPGA 閭勯噰鐢ㄥ爢鐤婄鐗囦簰鑱�(li谩n)锛圫SI锛夋妧琛�(sh霉)锛屼娇寰楀柈涓€灏佽鍏�(n猫i)鍙互闆嗘垚澶氬€� FPGA 妯″锛屾サ澶у湴鎻愰珮浜嗛倧杓瘑搴﹀拰浜掗€ｆ晥鐜囥€傚皪浜庨渶瑕佸ぇ瑕�(gu墨)妯″苟琛岃▓绠楁垨楂樻€ц兘鏁�(sh霉)鎿�(j霉)娴佽檿鐞嗙殑鎳�(y墨ng)鐢ㄤ締瑾�锛孹C7V585T-3FFG1157E 鏄竴鍊嬮潪甯哥悊鎯崇殑閬告搰銆�
銆€銆€瑭插櫒浠堕倓鎻愪緵寤ｆ硾鐨� IP 鏍告敮鎸�锛屽寘鎷� PCIe銆佸崈鍏嗕互澶恫(w菐ng)鍜屽悇绋帴鍙ｅ崝(xi茅)璀帮紝鍙姞閫熼枊鐧�(f膩)閫茬▼骞舵笡灏戣ō(sh猫)瑷堥ⅷ闅�銆�

鎳�(y墨ng)鐢�

XC7V585T-3FFG1157E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佽埅绌鸿埅澶╄垏鍦嬮槻銆佸唬鎾闋�銆侀珮鎬ц兘瑷堢畻绛夐牁(l菒ng)鍩熴€備緥濡傦細
銆€銆€1. 鐒＄窔鍩虹珯涓殑鍩哄付铏曠悊鍠厓锛岃矤璨京闆滅殑瑾�(di脿o)鍒惰В瑾�(di脿o)绠楁硶瀵︾従(xi脿n)锛�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績缍�(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欎腑鐨勫寘铏曠悊寮曟搸锛岀敤浜庡鐝�(xi脿n)楂橀€熸暩(sh霉)鎿�(j霉)杞�(zhu菐n)鐧�(f膩)锛�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勫湒鍍忛噸寤鸿檿鐞嗗櫒锛屽煼(zh铆)琛屽鏅傚湒鍍忚檿鐞嗕换鍕�(w霉)锛�
銆€銆€4. 楂橀€熸暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)鐨勬牳蹇冩帶鍒跺櫒锛岀鐞嗗閫氶亾妯℃摤淇¤櫉鏁�(sh霉)瀛楀寲閬庣▼锛�
銆€銆€5. 鑷嫊椐曢姹借粖涓殑鍌虫劅鍣ㄨ瀺鍚堝钩鑷猴紝鏁村悎渚嗚嚜婵€鍏夐浄閬�銆佹敐鍍忛牠绛夊偝鎰熷櫒鐨勬暩(sh霉)鎿�(j霉)娴併€�