鏅傞枔锛�2025/4/29 17:05:31
闁辫畝锛�33
XC7S6-1FTGB196Q 鏄� Xilinx锛堣辰闈堟�濓級鎺ㄥ嚭鐨� Spartan-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏熴�係partan-7 绯诲垪鏄綆鎴愭湰銆佷綆鍔熻�楃殑 FPGA锛岄仼鐢ㄤ簬鍚勭ó宓屽叆寮忕郴绲�(t菕ng)鍜屽伐妤�(y猫)鎺у埗鎳夌敤銆俋C7S6 琛ㄧず瑭茶姱鐗囧爆浜� Spartan-7 绯诲垪锛屽閲忕偤 6K 鍙法绋嬮倧杓柈鍏冿紙Logic Cells锛�銆�
銆�銆�瑭插瀷铏熼噰鐢� FTGB196 灏佽褰㈠紡锛屽叿鏈� 196 鍊嬪紩鑵�锛屽悗缍� 'Q' 琛ㄦ槑鍏剁鍚堝伐妤�(y猫)婧害鑼冨湇锛�-40掳C 鑷� +100掳C锛�銆備綔鐐轰竴娆惧彲绶ㄧ▼閭忚集鍣ㄤ欢锛孹C7S6 鎻愪緵浜嗚睈瀵岀殑璩囨簮锛屽 DSP 妯″銆丅RAM 鍜� I/O 寮曡叧绛夛紝鑳藉婊胯冻澶氱ó鏁�(sh霉)瀛楅浕璺ō瑷堥渶姹�銆�
閭忚集鍠厓鏁�(sh霉)閲忥細6912
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃�
銆�銆�DSP Slice 鏁�(sh霉)閲忥細80
銆�銆�Block RAM 瀹归噺锛�315 KB
銆�銆�I/O Banks 鏁�(sh霉)閲忥細8
銆�銆�宸ヤ綔闆诲锛�1.2V 鏍稿績闆诲锛�1.8V 鎴� 3.3V I/O 闆诲
銆�銆�灏佽椤炲瀷锛欶TGB196
銆�銆�婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�鏈�灏忓伐浣滈牷鐜囷細5 MHz
銆�銆�鏈�澶у伐浣滈牷鐜囷細550 MHz
XC7S6-1FTGB196Q 鐨勪富瑕佺壒鎬у寘鎷珮鎬у児姣�銆佷綆鍔熻�椾互鍙婇潏娲荤殑鍙法绋嬫�с�傚畠鏀寔 Artix 绯诲垪椤炰技鐨勬灦妲�(g貌u)锛屼絾閫茶浜嗘垚鏈劒(y艒u)鍖�銆傚収(n猫i)閮ㄨ硣婧愬寘鎷閬� 6912 鍊嬮倧杓柈鍏�銆�80 鍊� DSP Slice 鍜� 315KB 鐨� Block RAM锛岃冻浠ュ鐝�(xi脿n)寰╅洔绠楁硶鍜屾暩(sh霉)鎿�(j霉)铏曠悊鍔熻兘銆�
銆�銆�姝ゅ锛岃┎鑺墖閭勬彁渚涘绋‖鏍告ā濉婃敮鎸�锛屼緥濡� PCIe銆佷互澶恫(w菐ng) MAC 鍜� USB 鎺ュ彛绛�锛岄�蹭竴姝ユ摯灞曚簡鍏跺湪閫氫俊銆佸伐妤�(y猫)鑷嫊鍖栧拰娑堣不闆诲瓙闋樺煙鐨勯仼鐢ㄦ��銆�
銆�銆�Spartan-7 绯诲垪閲囩敤浜� 28nm 鍒剁▼宸ヨ棟锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅傞’钁楅檷浣庝簡鍔熻�楋紝浣垮叾闈炲父閬╁悎灏嶈兘鏁堣姹傝純楂樼殑鍫存櫙銆傚悓鏅傦紝瀹冨吋瀹� Vivado 瑷▓宸ュ叿锛屼究浜庣敤鎴跺揩閫熼枊鐧�(f膩)鍜岃(di脿o)瑭� FPGA 鎳夌敤绋嬪簭銆�
XC7S6-1FTGB196Q 寤ｆ硾鎳夌敤浜庡鍊嬮牁鍩�锛屽寘鎷絾涓嶉檺浜庯細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹紝濡� PLC 鎺у埗鍣�銆佷己鏈嶉﹨(q奴)鍕曞櫒鍜岄亱鍕曟帶鍒跺櫒锛�
銆�銆�2. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屼緥濡傛鍣ㄨ瑕烘敐鍍忛牠鍜屽湒鍍忚檿鐞嗗柈鍏�锛�
銆�銆�3. 閫氫俊鍩虹瑷柦瑷倷锛屽灏忓瀷鍩虹珯鍜屽崝(xi茅)璀拌綁(zhu菐n)鎻涘櫒锛�
銆�銆�4. 閱�(y墨)鐧傞浕瀛愯ō鍌欙紝濡傝秴鑱叉尝鎴愬儚鍎�鍜屼究鏀滃紡瑷烘柗鍎�鍣�锛�
銆�銆�5. 娑堣不椤為浕瀛愮敘(ch菐n)鍝�锛屽楂樻竻瑕栭牷铏曠悊鍜岄煶闋昏В纰煎櫒銆�
銆�銆�鐢变簬鍏朵綆鍔熻�楃壒鎬у拰寮峰ぇ鐨勫彲绶ㄧ▼鑳藉姏锛孹C7S6 鍦ㄩ渶瑕侀珮鏁堣兘鑸囧皬灏哄绲�(ji茅)鍚堢殑鎳夌敤涓〃鐝�(xi脿n)灏ょ偤绐佸嚭銆�
XC7S6-1CPGA400I
銆�銆�XC7S6-1CSG484I
銆�銆�XC7S6-1FBG484I
