鍣ㄤ欢绯诲垪锛欰rtix-7
銆�銆�鍨嬭櫉(h脿o)锛歑C7A50T
銆�銆�灏佽�濓細FG484
銆�銆�閫熷害绛夌礆(j铆)锛�-2
銆�銆�婧�搴﹁寖鍦嶏��0掳C 鑷� +85掳C
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛氱磩 50,000 鍊�(g猫)
銆�銆�鏌ユ壘琛�锛圠UT锛夛細绱� 30,100 鍊�(g猫)
銆�銆�瑙哥櫦(f膩)鍣�锛氱�� 60,200 鍊�(g猫)
銆�銆�BRAM锛氱磩 1.2 Mb
銆�銆�DSP Slice锛氱磩 120 鍊�(g猫)
銆�銆�鐢ㄦ埗 I/O 鏁�(sh霉)閲忥細鏈�澶� 354 鍊�(g猫)
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丼lave Serial銆丮aster SPI銆丅oundary Scan
銆�銆�宸ヤ綔闆诲�擄細鏍稿績闆诲�撶偤 1.0V锛孖/O 闆诲�撴敮鎸� 1.8V銆�2.5V 鍜� 3.3V

XC7A50T-2FG484C 鎻愪緵浜嗗挤(qi谩ng)澶х殑鎬ц兘鍜岄潏娲绘��锛岄仼鐢ㄤ簬澶氱ó鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆�
銆�銆�1. 楂橀泦鎴愬害锛氳姱鐗囧収(n猫i)閮ㄩ泦鎴愪簡澶ч噺鐨勯倧杓�璩囨簮鍜� DSP 妯″��锛屽彲瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊鍔熻兘銆�
銆�銆�2. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛欰rtix-7 绯诲垪閲囩敤鍎�(y艒u)鍖栫殑 28nm 宸ヨ棟锛岃兘澶犲湪淇濊瓑鎬ц兘鐨勫悓鏅�(sh铆)椤�钁楅檷浣庡姛鑰椼��
銆�銆�3. 楂橀�熸帴鍙ｆ敮鎸侊細鏀�鎸� PCIe銆佸崈鍏嗕互澶�缍�(w菐ng)銆丏DR3/DDR4 鍏�(n猫i)瀛樻帶鍒跺櫒绛夊�氱ó楂橀�熸帴鍙ｅ崝(xi茅)璀�銆�
銆�銆�4. 鍙�绶ㄧ▼鎬э細鐢ㄦ埗鍙�浠ラ�氶亷纭�浠舵弿杩拌獮瑷�锛堝�� Verilog 鎴� VHDL锛夊皪(du矛) FPGA 閫�(j矛n)琛岀法绋嬶紝闈堟椿閬╂噳(y墨ng)涓嶅悓鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆�
銆�銆�5. 瀹夊叏鐗规�э細鎻愪緵鍔犲瘑閰嶇疆浣嶆祦鍜屽畨鍏ㄥ暉鍕�(d貌ng)鍔熻兘锛屼繚璀�(h霉)鐭ヨ瓨(sh铆)鐢�(ch菐n)娆�(qu谩n)鍜岀郴绲�(t菕ng)瀹夊叏銆�
銆�銆�6. 鏄撲簬闁嬬櫦(f膩)锛歑ilinx 鎻愪緵浜� Vivado Design Suite 闁嬬櫦(f膩)宸ュ叿锛屾敮鎸佸緸瑷�(sh猫)瑷�(j矛)杓稿叆鍒伴��(y脿n)璀夌殑鍏ㄦ祦绋嬮枊鐧�(f膩)銆�

XC7A50T-2FG484C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 閫氫俊瑷�(sh猫)鍌欙細濡傚皬鍨嬪熀绔�銆佺劇绶氭帴鍏ラ粸(di菐n)銆佹暩(sh霉)鎿�(j霉)鍌宠几妯″�婄��銆�
銆�銆�2. 瑕栭牷铏曠悊锛氳�栭牷绶ㄨВ纰�銆佸湒鍍忓�炲��(qi谩ng)銆佸��(sh铆)鏅�(sh铆)瑕栭牷鍒嗘瀽銆�
銆�銆�3. 宸ユキ(y猫)鎺у埗锛氶亱(y霉n)鍕�(d貌ng)鎺у埗銆佸伐寤犺嚜鍕�(d貌ng)鍖�銆佹��(j墨)鍣ㄤ汉銆�
銆�銆�4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細閱�(y墨)瀛�(xu茅)鎴愬儚銆佹偅鑰呯洠(ji膩n)璀�(h霉)绯荤当(t菕ng)銆�
銆�銆�5. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細楂樻竻椤�绀洪��(q奴)鍕�(d貌ng)銆侀煶闋昏檿鐞嗐��
銆�銆�6. 宓屽叆寮忚▓(j矛)绠楋細楂樻�ц兘宓屽叆寮忚檿鐞嗗櫒鍔犻�熷钩鑷�(t谩i)銆�

XC7A50T-2FTG256C
銆�銆�XC7A50T-2CSG324C
銆�銆�XC7A50T-2FBG484C