鍣ㄤ欢椤炲瀷锛欶PGA
銆�銆�绯诲垪锛欰rtix-7
銆�銆�鍨嬭櫉(h脿o)锛歑C7A50T-1FGG484I
銆�銆�灏佽�濓細FGG484
銆�銆�閫熷害绛夌礆(j铆)锛�-1
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱� 50,000 鍊�(g猫)
銆�銆�RAM 瀹归噺锛氱磩 2.9Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細240 鍊�(g猫)
銆�銆�I/O 鏁�(sh霉)閲忥細326 鍊�(g猫)
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丅PI
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�闆绘簮闆诲�擄細鏍稿績闆诲�� 1.0V锛岃紨鍔╅浕澹� 1.8V/2.5V/3.3V

XC7A50T-1FGG484I 鎻愪緵浜嗗挤(qi谩ng)澶х殑鍙�绶ㄧ▼鑳藉姏锛屽叾涓昏�佺壒鎬у寘鎷�锛�
銆�銆�1. 楂樻�ц兘鑸囦綆鍔熻�楋細閲囩敤 28nm HPT 宸ヨ棟鎶�琛�(sh霉)锛屾彁渚涙キ(y猫)鐣岄牁(l菒ng)鍏堢殑姣忕摝鎬ц兘琛ㄧ従(xi脿n)銆�
銆�銆�2. 璞愬瘜鐨勯倧杓�璩囨簮锛氬寘鍚�澶х磩 50,000 鍊�(g猫)閭忚集鍠�鍏冿紙Logic Cells锛�锛岃兘澶�?q奴)宕縁(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺�瑷�(sh猫)瑷�(j矛)銆�
銆�銆�3. 鍏�(n猫i)宓屽瓨鍎�(ch菙)鍣�锛氶泦鎴愪簡绱� 2.9Mb 鐨� Block RAM 鍜屽垎甯冨紡 RAM锛岄仼鍚堟暩(sh霉)鎿�(j霉)绶╁瓨鍜屽瓨鍎�(ch菙)闇�姹�銆�
銆�銆�4. DSP 鍔熻兘锛氬収(n猫i)缃� 240 鍊�(g猫) DSP Slice锛屾敮鎸侀珮鏁堟诞榛�(di菐n)閬�(y霉n)绠楀拰婵炬尝鍣ㄨō(sh猫)瑷�(j矛)銆�
銆�銆�5. 楂橀�熸敹鐧�(f膩)鍣�锛氭敮鎸侀珮閬�(d谩) 1.25Gbps 鐨� GTX 鏀剁櫦(f膩)鍣�锛岄仼鐢ㄤ簬澶氱ó閫氫俊鍗�(xi茅)璀�銆�
銆�銆�6. 鍙�闈犳�э細绗﹀悎宸ユキ(y猫)绱�(j铆)鍜屾摯(ku貌)灞曠礆(j铆)婧�搴︽��(bi膩o)婧�(zh菙n)锛岀⒑淇濆湪鎯″姡鐠�(hu谩n)澧冧笅鐨勭┅(w臎n)瀹氶亱(y霉n)琛屻��
銆�銆�7. 澶氭ǎ鍖� I/O 鎺ュ彛锛氭敮鎸佸�氶��(d谩) 326 鍊�(g猫)鐢ㄦ埗鍙�绶ㄧ�� I/O 寮曡叧锛屽吋瀹� LVCMOS銆丩VDS 绛夊�氱ó妯�(bi膩o)婧�(zh菙n)銆�
銆�銆�8. 鏄撲簬闁嬬櫦(f膩)锛氶�氶亷(gu貌) Vivado Design Suite 鎻愪緵瀹屽杽鐨勯枊鐧�(f膩)宸ュ叿閺堬紝绨�(ji菐n)鍖栬ō(sh猫)瑷�(j矛)娴佺▼骞跺姞閫熺敘(ch菐n)鍝佷笂甯傛檪(sh铆)闁�銆�

XC7A50T-1FGG484I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 宓屽叆寮忚�栬�虹郴绲�(t菕ng)锛氬�傛��(j墨)鍣ㄨ�栬��銆佸湒鍍忚檿鐞嗗拰瑕栭牷鐩�(ji膩n)鎺цō(sh猫)鍌欍��
銆�銆�2. 閫氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤細渚嬪�傚皬鍨嬪熀绔�銆侀仩(yu菐n)绋嬪皠闋诲柈鍏冪瓑銆�
銆�銆�3. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栵細鐢ㄤ簬瀵�(sh铆)鏅�(sh铆)鎺у埗銆侀亱(y霉n)鍕�(d貌ng)鎺у埗鍙婃暩(sh霉)鎿�(j霉)閲囬泦銆�
銆�銆�4. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細濡傞珮绔�闊抽牷铏曠悊銆佹父鎴叉��(j墨)鍦栧舰鍔犻��銆�
銆�銆�5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝鎴愬儚銆佺梾浜虹洠(ji膩n)璀�(h霉)鍎�銆�
銆�銆�6. 鑸�绌鸿埅澶╄垏鍦�(gu贸)闃诧細楂樺彲闈犳�ц�佹眰鐨勮��(w猫i)鏄熼�氫俊銆侀浄閬�(d谩)淇¤櫉(h脿o)铏曠悊绛�銆�
銆�銆�瑭插櫒浠舵啈鍊熷叾闈堟椿鎬у拰楂樻�ц兘锛屽彲浠ユ豢瓒崇溇澶氳�屾��(y猫)鐨勫�氭ǎ鍖栭渶姹傘��

XC7A50T-2FGG484I
銆�銆�XC7A50T-3FGG484I