鏅傞枔锛�2025/5/7 17:47:32
闁辫畝锛�24
XC7A25T-2CPG238I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛夎姱鐗�锛屽爆浜庨珮鎬ц兘銆佷綆鍔熻�楃殑 28nm 鍒剁▼鍣ㄤ欢銆傝┎绯诲垪 FPGA 闈㈠悜涓鎳夌敤甯傚牬锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆丏SP 妯″鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣紝閬╃敤浜庨�氫俊銆佸伐妤�(y猫)鎺у埗銆侀啱(y墨)鐧傛垚鍍�銆佽闋昏檿鐞嗙瓑闋樺煙銆�
銆�銆�Artix-7 绯诲垪浠ュ叾鍗撹秺鐨勬�ц兘鑸囧姛鑰楁瘮钁楃ū锛岃兘澶犳豢瓒冲京闆滆ō瑷堥渶姹傦紝鍚屾檪淇濇寔杓冧綆鐨勬垚鏈�銆傛鍨嬭櫉涓殑 XC7A25T 琛ㄧず鍏烽珨鍨嬭櫉锛�-2 琛ㄧず閫熷害绛夌礆锛孋PG238 琛ㄧず灏佽椤炲瀷鐐� CPG238锛岃�� I 琛ㄧず宸ヤ綔婧害鑼冨湇鐐哄伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛夈��
閭忚集鍠厓锛�25,200
銆�銆�淇¤櫉寮曡叧锛�238
銆�銆�瀛樺劜鍣細绱� 6.7 Mb (鍖呮嫭 Block RAM 鍜� Distributed RAM)
銆�銆�DSP Slice 鏁�(sh霉)閲忥細180
銆�銆�I/O banks锛�15
銆�銆�閰嶇疆妯″紡锛歁aster/Slave SPI銆丅PI銆丼electMAP
銆�銆�鍒剁▼宸ヨ棟锛�28nm
銆�銆�宸ヤ綔闆诲锛�1.0V 鏍稿績闆诲锛�1.8V I/O 闆诲
銆�銆�閫熷害绛夌礆锛�-2 (灏嶆噳鏈�楂樻�ц兘)
XC7A25T-2CPG238I 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘鏋舵锛氶噰鐢� UltraScale 鏋舵鐨勫墠涓�浠ｆ妧琛�锛屾敮鎸侀珮閬旀暩(sh霉)鐧� MHz 鐨勬檪閻橀牷鐜�銆�
銆�銆�2. 瓒呬綆鍔熻�楄ō瑷堬細閫氶亷 PowerGating 鎶�琛撳鐝�(xi脿n)鍕曟厠(t脿i)鍔熻�楃鐞�锛岄檷浣庣郴绲�(t菕ng)鑳借��銆�
銆�銆�3. 鍏х疆 DSP 妯″锛氭彁渚涘皥鐢ㄧ‖浠跺姞閫熷姛鑳�锛岀敤浜庢诞榛為亱绠楁垨婵炬尝鍣ㄨō瑷堛��
銆�銆�4. 闆嗘垚寮� PLL/MMCM锛氭敮鎸侀潏娲荤殑鏅傞悩鍒嗛牷銆佸�嶉牷鍜岀浉浣嶈鏁�銆�
銆�銆�5. 鏀寔澶氱ó鎺ュ彛妯欐簴锛氬 PCIe銆丏DR3銆佸崈鍏嗕互澶恫(w菐ng)绛夈��
銆�銆�6. 瀹夊叏鎬у寮凤細鍏峰倷 AES 鍔犲瘑鍜� SHA-256 瑾嶈瓑鍔熻兘锛屼繚璀� IP 鍜屾暩(sh霉)鎿�(j霉)瀹夊叏銆�
銆�銆�7. 鏄撲簬闁嬬櫦(f膩)锛氶厤鍚� Vivado 瑷▓宸ュ叿浣跨敤锛岀啊鍖栦簡缍滃悎銆佸竷灞�甯冪窔鍙婇璀夋祦绋�銆�
瑭� FPGA 鍣ㄤ欢寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬皬鍨嬪熀绔�銆佺恫(w菐ng)绲′氦鎻涙銆佽矾鐢卞櫒銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細瀵︽檪鎺у埗銆佸湒鍍忚瓨鍒ャ�佸偝鎰熷櫒铻嶅悎銆�
銆�銆�3. 閱�(y墨)鐧傝ō鍌欙細瓒呰伈娉㈡垚鍍忋�丆T 鎺冩弿鍎�鐨勬暩(sh霉)鎿�(j霉)铏曠悊銆�
銆�銆�4. 瑕栭牷鐩�(ji膩n)鎺э細楂樻竻瑕栭牷绶ㄧ⒓瑙ｇ⒓銆侀亱鍕曟娓�銆�
銆�銆�5. 寤ｆ挱闆昏锛氬閫氶亾闊抽牷/瑕栭牷娴佽檿鐞�銆�
銆�銆�6. 娓│娓噺鍎�鍣細淇¤櫉鐢熸垚鑸囧垎鏋�銆�
銆�銆�姝ゅ锛屽畠涔熼仼鍚堜簬宓屽叆寮忚瑕虹郴绲�(t菕ng)鍜屾鍣ㄥ缈掓帹鐞嗗钩鑷�銆�
XC7A25T-2FTG256I
銆�銆�XC7A25T-2FGG484I
銆�銆�XC7A35T-2CPG238I
