鏅傞枔锛�2025/4/28 21:08:23
闁辫畝锛�35
XC705K1DW 鏄竴娆惧熀浜� Xilinx Artix-7 绯诲垪 FPGA 鐨勯枊鐧�(f膩)濂椾欢鐨勬牳蹇冩澘妯″銆傝┎妯″灏堢偤楂樻�ц兘宓屽叆寮忚ō瑷堣�屽劒(y艒u)鍖�锛岄仼鐢ㄤ簬闇�瑕侀珮閭忚集瀵嗗害銆佷綆鍔熻�楀拰闈堟椿 I/O 閰嶇疆鐨勬噳鐢ㄥ牬鏅�傚畠寤ｆ硾鎳夌敤浜庡伐妤�(y猫)鎺у埗銆侀�氫俊瑷倷銆佸湒鍍忚檿鐞�銆侀啱(y墨)鐧傞浕瀛愪互鍙婄鐮旈牁鍩�銆�
銆�銆�XC705K1DW 鎻愪緵浜嗚睈瀵岀殑澶栬ō鎺ュ彛鏀寔锛屽苟涓斿吋瀹瑰绋枊鐧�(f膩)宸ュ叿锛屽 Vivado 鍜� SDK锛屾柟渚跨敤鎴堕�茶纭欢瑷▓鍜岃粺浠剁法绋�銆�
鍨嬭櫉锛歑C705K1DW
銆�銆�FPGA绯诲垪锛欰rtix-7
銆�銆�FPGA鍨嬭櫉锛歑C7A200T
銆�銆�灏佽椤炲瀷锛欶GG484
銆�銆�閰嶇疆闁冨瓨锛�256MB QSPI Flash
銆�銆�DDR3鍏�(n猫i)瀛橈細2GB
銆�銆�闆绘簮闆诲锛�1.0V锛堟牳蹇冿級/ 1.8V锛圛/O锛�
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�I/O寮曡叧鏁�(sh霉)锛氱磩350鍊�
銆�銆�鏅傞悩闋荤巼锛氭渶楂樺彲閬�500MHz
XC705K1DW 鏍稿績鏉跨殑涓昏鐗规�у寘鎷細
銆�銆�1. 楂樻�ц兘 FPGA 鑺墖 XC7A200T锛屾彁渚涜秴閬� 20 钀�嬮倧杓柈鍏�锛岄仼鍚堝京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�銆�
銆�銆�2. 鍏�(n猫i)缃ぇ瀹归噺 DDR3 鍏�(n猫i)瀛�锛屽彲婊胯冻鏁�(sh霉)鎿�(j霉)瀵嗛泦鍨嬫噳鐢ㄧ殑闇�姹�銆�
銆�銆�3. 鏀寔澶氱ó楂橀�熸帴鍙ｅ崝(xi茅)璀�锛屼緥濡� PCIe銆乁SB銆佷互澶恫(w菐ng)绛�銆�
銆�銆�4. 鍏峰倷寮峰ぇ鐨勫彲绶ㄧ▼鑳藉姏锛屽厑瑷辩敤鎴舵牴鎿�(j霉)鍏烽珨闇�姹傚畾鍒跺姛鑳�銆�
銆�銆�5. 鎻愪緵瀹屾暣鐨勯枊鐧�(f膩)鏂囨獢鍜屾妧琛撴敮鎸�锛岄檷浣庨枊鐧�(f膩)闁�妾�銆�
銆�銆�6. 閲囩敤绶婃箠鍨嬭ō瑷堬紝渚夸簬闆嗘垚鍒板悇绋郴绲�(t菕ng)涓�銆�
XC705K1DW 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵︽檪鎺у埗銆侀亱鍕曟帶鍒跺拰姗熷櫒瑕栬绯荤当(t菕ng)銆�
銆�銆�2. 閫氫俊瑷倷锛氭敮鎸佸熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑淇¤櫉铏曠悊銆�
銆�銆�3. 鍦栧儚铏曠悊锛氶仼鐢ㄤ簬瑕栭牷绶ㄧ⒓銆佽В纰煎強鍦栧舰鍔犻��銆�
銆�銆�4. 閱�(y墨)鐧傞浕瀛愶細鍙敤浜庤秴鑱叉尝瑷倷銆丆T鎺冩弿鍎�鍜屽叾浠栬ê鏂峰剙鍣ㄣ��
銆�銆�5. 绉戝鐮旂┒锛氱偤瀵﹂瑁濈疆鎻愪緵闈堟椿鐨勭‖浠跺钩鑷�銆�
XC7Z020-1CLG484I, XC7A150T-2FFG484C
