XC6VSX315T-1FFG1759C 鏅傞枔锛�2025/5/20 17:48:14 闁辫畝锛�17

XC6VSX315T-1FFG1759C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪鑺墖閲囩敤鍏堥€�(j矛n)鐨� 40nm 鍒剁▼宸ヨ棟锛屽叿鏈夐珮瀵嗗害閭忚集鍠厓銆佽睈瀵岀殑宓屽叆寮忓瓨鍎插櫒鍜� DSP 妯″锛岄仼鐢ㄤ簬楂樻€ц兘瑷堢畻銆侀€氫俊绯荤当(t菕ng)銆佷俊铏熻檿鐞嗙瓑寰�(f霉)闆滄噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆�
銆€銆€姝ゅ瀷铏熶腑鐨� XC 琛ㄧず Xilinx 鍏徃锛�6V 琛ㄧず Virtex-6 绯诲垪锛孲X 琛ㄧず SX 瀛愮郴鍒楋紙灏堟敞浜庨珮鎬ц兘鍜屼綆鍔熻€楋級锛�315T 琛ㄧず閭忚集鍠厓鏁�(sh霉)閲忥紙绱� 315K 鍊嬮倧杓柈鍏冿級锛�-1 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)FG1759 琛ㄧず灏佽椤炲瀷锛孋琛ㄧず鍟嗘キ(y猫)绱氭韩搴﹁寖鍦�銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)锛�315,200
銆€銆€閰嶇疆瀛樺劜鍣細28.8Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細1,920
銆€銆€Block RAM锛�3,680kb
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�792
銆€銆€宸ヤ綔闆诲锛�1.0V
銆€銆€閫熷害绛夌礆锛�-1
銆€銆€灏佽锛欶FG1759
銆€銆€婧害鑼冨湇锛�0掳C 鑷� 85掳C

鐗规€�

XC6VSX315T-1FFG1759C 鎻愪緵浜嗗挤(qi谩ng)澶х殑鎬ц兘鍜岄潏娲绘€�锛屾敮鎸佸绋‖浠跺姞閫熷姛鑳藉拰寰�(f霉)闆滅殑绠楁硶瀵�(sh铆)鐝�(xi脿n)銆傚叾涓昏鐗规€у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氶€氶亷鍎�(y艒u)鍖栫殑浜掗€ｇ祼(ji茅)妲�(g貌u)鍜屾檪閻樼恫(w菐ng)绲�(lu貌)锛屾彁渚涘崜瓒婄殑閬�(y霉n)琛岄€熷害銆�
銆€銆€2. 澶у閲忓瓨鍎诧細鍏峰倷楂橀仈(d谩) 28.8Mb 鐨勯厤缃瓨鍎插櫒鍜� 3,680kb 鐨� Block RAM锛岃兘澶犳豢瓒冲ぇ瑕�(gu墨)妯℃暩(sh霉)鎿�(j霉)铏曠悊闇€姹�銆�
銆€銆€3. DSP 鏀寔锛氬収(n猫i)缃� 1,920 鍊� DSP Slice锛屽彲椤憲鎻愬崌鏁�(sh霉)瀛椾俊铏熻檿鐞嗘晥鐜�銆�
銆€銆€4. 澶氱ó鎺ュ彛鏀寔锛氭敮鎸� PCIe銆佸崈鍏嗕互澶恫(w菐ng)銆丷ocketIO 绛夐珮閫熸帴鍙�锛屼究浜庢(g貌u)寤哄京(f霉)闆滅殑閫氫俊绯荤当(t菕ng)銆�
銆€銆€5. 浣庡姛鑰楄ō(sh猫)瑷堬細鍦ㄤ繚璀夋€ц兘鐨勫悓鏅�锛岄€氶亷鍕曟厠(t脿i)鍔熻€楃鐞嗗拰闆绘簮鍩熼殧闆㈡妧琛�(sh霉)闄嶄綆鏁撮珨鍔熻€�銆�

鎳�(y墨ng)鐢�

XC6VSX315T-1FFG1759C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 楂樻€ц兘瑷堢畻锛氱敤浜庣瀛�(xu茅)瑷堢畻銆侀噾铻嶅垎鏋愮瓑闇€瑕佸ぇ閲忓苟琛岃▓绠楃殑鎳�(y墨ng)鐢�銆�
銆€銆€2. 閫氫俊绯荤当(t菕ng)锛氭敮鎸� LTE 鍩虹珯銆佸厜绾栭€氫俊瑷�(sh猫)鍌欎腑鐨勪俊铏熻檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆€銆€3. 瑕栭牷铏曠悊锛氶仼鐢ㄤ簬瑕栭牷绶ㄧ⒓銆佽В纰煎強鍦栧儚澧炲挤(qi谩ng)绛変换鍕�(w霉)銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵�(sh铆)鏅傛帶鍒跺拰鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細鎻愪緵蹇€熷湒鍍忛噸寤哄拰鏁�(sh霉)鎿�(j霉)鍒嗘瀽鑳藉姏銆�