鏅傞枔锛�2025/4/28 17:36:09
闁辫畝锛�38
XC6VHX255T-2FFG1155C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖锛屼富瑕佹噳鐢ㄤ簬楂樻�ц兘瑷堢畻銆侀�氫俊鍩虹瑷柦銆佸湒鍍忚檿鐞嗗拰鑸┖鑸ぉ绛夐牁鍩�銆傝┎鍣ㄤ欢鍩轰簬 40nm 宸ヨ棟鍒堕��锛屾彁渚涢珮閬� 255K 鐨勯倧杓柈鍏�锛屾敮鎸佽睈瀵岀殑 DSP Slice 鍜� Block RAM 璩囨簮锛屽悓鏅傞泦鎴愪簡楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄥ拰澶氱ó鎺ュ彛妯″銆�
銆�銆�閫欐 FPGA 鏀寔闈堟椿鐨勯厤缃伕闋呭拰鍕曟厠(t脿i)閲嶉厤缃姛鑳�锛岄仼鐢ㄤ簬闇�瑕侀珮甯跺銆佷綆寤堕伈浠ュ強寰╅洔绠楁硶瀵︾従(xi脿n)鐨勮ō瑷堝牬鏅�銆�
鍨嬭櫉锛歑C6VHX255T-2FFG1155C
銆�銆�绯诲垪锛歏irtex-6
銆�銆�宸ヨ棟锛�40nm
銆�銆�閭忚集鍠厓锛�255K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細960
銆�銆�Block RAM 鏁�(sh霉)閲忥細13.2Mb
銆�銆�鐢ㄦ埗 I/O 鏁�(sh霉)閲忥細744
銆�銆�閰嶇疆妯″紡锛歋electMAP, Master SPI, Slave SPI, Boundary Scan
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹� 1.0V锛孖/O 闆诲 1.8V/2.5V/3.3V
銆�銆�灏佽锛欶FG1155
銆�銆�閫熷害绛夌礆锛�-2
XC6VHX255T-2FFG1155C 鎻愪緵浜嗗挤澶х殑纭欢璩囨簮锛屽寘鎷ぇ閲忕殑鍙法绋嬮倧杓柈鍏冨拰瀛樺劜鍣ㄦā濉�锛岃兘澶犳豢瓒冲京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗛渶姹傘��
銆�銆�鍏堕泦鎴愮殑楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄦ敮鎸侀珮閬� 6.5Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄仼鍚堢敤浜庡厜绾栭�氫俊鍜屽叾浠栭珮甯跺鎳夌敤銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢鏀寔鍕曟厠(t脿i)閮ㄥ垎閲嶉厤缃妧琛�锛屽厑瑷卞湪閬嬭鏅傛洿鏂扮壒瀹氬崁(q奴)鍩熺殑鍔熻兘锛屽緸鑰屽劒(y艒u)鍖栬硣婧愬埄鐢ㄧ巼骞堕檷浣庡姛鑰椼��
銆�銆�Virtex-6 绯诲垪閭勫叿鏈夊劒(y艒u)绉�鐨勭啽绠＄悊鍜屽彲闈犳�ц〃鐝�(xi脿n)锛岄仼鍚堝湪鑻涘埢鐠�(hu谩n)澧冧笅宸ヤ綔銆�
銆�銆�闁嬬櫦(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵浜嗗叏闈㈢殑鏀寔锛屽寘鎷� ISE Design Suite 鍜� Vivado 宸ュ叿閺堬紝骞姪鐢ㄦ埗蹇�熷畬鎴愯ō瑷堝鐝�(xi脿n)鑸囬璀�銆�
XC6VHX255T-2FFG1155C 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬鍩虹珯銆佽矾鐢卞櫒銆佷氦鎻涙绛夐渶瑕侀珮甯跺鍜屼綆寤堕伈鐨勫牬鏅�銆�
銆�銆�2. 鏁�(sh霉)鎿�(j霉)涓績锛氱敤浣滃崝(xi茅)铏曠悊鍣ㄦ垨鍔犻�熷櫒浠ユ彁鍗囨湇鍕欏櫒鎬ц兘銆�
銆�銆�3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細瀵︾従(xi脿n)瀵︽檪瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓寮风瓑鍔熻兘銆�
銆�銆�4. 閱�(y墨)鐧傞浕瀛愶細鐢ㄤ簬瓒呰伈娉㈣ō鍌�銆丆T 鎺冩弿鍎�涓殑淇¤櫉铏曠悊浠诲嫏銆�
銆�銆�5. 鑸┖鑸ぉ鑸囧湅闃诧細鐐洪浄閬旂郴绲�(t菕ng)銆佽(w猫i)鏄熼�氫俊绛夐棞閸典换鍕欐彁渚涘彲闈犵殑瑷堢畻鑳藉姏銆�
XC6VHX380T-2FFG1155C
銆�銆�XC6VHX760T-2FFG1155C
