XC6SLX45-L1FG484C 鏅傞枔锛�2025/5/8 10:47:44 闁辫畝锛�31

XC6SLX45-L1FG484C 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴绋瀷铏�銆傝┎绯诲垪鍣ㄤ欢鍩轰簬鎴愮啛鐨� 45nm 宸ヨ棟鍒堕€�锛屾彁渚涗簡楂樻€ц兘鍜屼綆鍔熻€楃殑鐗规€�锛岄仼鍚堝绋噳(y墨ng)鐢ㄥ牬鍚�銆俋C6SLX45-L1FG484C 鍏锋湁璞愬瘜鐨勯倧杓硣婧�銆佸祵鍏ュ紡濉婂瓨鍎插櫒浠ュ強鏁�(sh霉)瀛椾俊铏熻檿鐞� (DSP) 妯″銆傚畠寤ｆ硾鎳�(y墨ng)鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆侀啱(y墨)鐧傝ō(sh猫)鍌�銆佹秷璨婚浕瀛愪互鍙婃苯杌婇浕瀛愮瓑闋�(l菒ng)鍩熴€�
銆€銆€姝ゅ瀷铏熶腑鐨� XC 琛ㄧず Xilinx 鍏徃鐢�(ch菐n)鍝�锛�6S 琛ㄧず Spartan-6 绯诲垪锛孡X45 琛ㄧず鍏烽珨鑺墖瑕�(gu墨)妯★紙閭忚集鍠厓鏁�(sh霉)閲忥級锛孡1 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)G484 琛ㄧず灏佽椤炲瀷鐐� 484 寮曡叧鐨� FG 灏佽锛孋琛ㄧず鍟嗘キ(y猫)婧害鑼冨湇銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)锛�44200
銆€銆€閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃�
銆€銆€I/O寮曡叧鏁�(sh霉)锛�328
銆€銆€鐢ㄦ埗鍙敤RAM浣嶆暩(sh霉)锛�597120
銆€銆€DSP Slice鏁�(sh霉)閲忥細96
銆€銆€鏈€澶у伐浣滈牷鐜囷細500 MHz
銆€銆€闆绘簮闆诲锛�1.2V 鏍稿績锛�1.5V 鎴� 3.3V I/O
銆€銆€灏佽锛欶G484
銆€銆€婧害鑼冨湇锛�0掳C 鑷� 85掳C
銆€銆€宸ヨ棟鎶€琛�(sh霉)锛�45nm

鐗规€�

XC6SLX45-L1FG484C 鎻愪緵浜嗛珮搴﹂泦鎴愮殑鍔熻兘妯″锛屽寘鎷� Block RAM銆丏SP Slice 鍜屽垎甯冨紡 RAM锛岄€欎簺鍔熻兘浣块枊鐧�(f膩)鑰呭彲浠ラ潏娲诲湴瀵︾従(xi脿n)寰�(f霉)闆滅殑瑷�(sh猫)瑷�銆侭lock RAM 鍙敤浜庢暩(sh霉)鎿�(j霉)绶╂矕銆丗IFO 瀵︾従(xi脿n)浠ュ強灏忓瀷瀛樺劜鍣ㄩ櫍鍒椼€侱SP Slice 鎻愪緵浜嗛珮鏁堢殑纭欢涔樻硶鍣ㄥ拰鍔犳硶鍣�锛岄潪甯搁仼鍚堟暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€姝ゅ锛孲partan-6 绯诲垪閭勫叿鏈夊挤澶х殑鏅傞悩绠＄悊妯″锛圕lock Management Tile, CMT锛夛紝鍏朵腑鍖呮嫭 PLL 鍜� DCM锛屽彲浠ョ敓鎴愬拰绠＄悊寰�(f霉)闆滅殑鏅傞悩淇¤櫉銆傝姱鐗囧収(n猫i)閮ㄦ敮鎸侀儴鍒嗛噸閰嶇疆鎶€琛�(sh霉)锛屽厑瑷卞湪閬嬭鏅傚嫊鎱�(t脿i)鏇存柊瑷�(sh猫)瑷堢殑閮ㄥ垎鍗€(q奴)鍩�锛岃€屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勬甯稿伐浣溿€�
銆€銆€鐐轰簡渚夸簬闁嬬櫦(f膩)锛孹ilinx 鎻愪緵浜嗗叏闈㈢殑瑷�(sh猫)瑷堝伐鍏锋敮鎸�锛屽寘鎷� ISE Design Suite 鍜� Vivado Design Suite銆傞€氶亷閫欎簺宸ュ叿锛岀敤鎴跺彲浠ュ畬鎴愬緸 RTL 绶ㄧ⒓鍒版瘮鐗规祦鐢熸垚鐨勫畬鏁存祦绋�銆�
銆€銆€Spartan-6 绯诲垪鐨勪竴鍊嬮噸瑕佺壒榛炴槸鍏惰純浣庣殑鎴愭湰鍜屽姛鑰�锛屼娇寰楄┎绯诲垪鎴愮偤灏嶆垚鏈晱鎰熺殑鎳�(y墨ng)鐢ㄧ殑鐞嗘兂閬告搰銆傚悓鏅�锛屽畠鐨勬€ц兘瓒充互婊胯冻瑷卞涓瓑寰�(f霉)闆滃害鐨勮ō(sh猫)瑷堥渶姹傘€�

鎳�(y墨ng)鐢�

XC6SLX45-L1FG484C 鑺墖閬╃敤浜庡绋噳(y墨ng)鐢ㄥ牬鏅�锛屽寘鎷絾涓嶉檺浜庨€氫俊绯荤当(t菕ng)涓殑鍗�(xi茅)璀拌綁(zhu菐n)鎻涘櫒鍜屼俊铏熻檿鐞嗗櫒锛涘伐妤�(y猫)鑷嫊鍖栭牁(l菒ng)鍩熶腑鐨勯亱鍕曟帶鍒跺櫒鍜屽鏅傛暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛涜闋诲拰鍦栧儚铏曠悊涓殑鏍煎紡杞�(zhu菐n)鎻涘櫒鍜屽湒鍍忓寮峰櫒锛涢啱(y墨)鐧傝ō(sh猫)鍌欎腑鐨勬偅鑰呯洠(ji膩n)娓剙鍜岃ê鏂峰剙鍣�锛涗互鍙婃苯杌婇浕瀛愪腑鐨勯椐涜紨鍔╃郴绲�(t菕ng)鍜屼俊鎭妯傜郴绲�(t菕ng)銆�
銆€銆€鐢变簬鍏堕潏娲绘€у拰鍙摯灞曟€�锛岃┎鑺墖涔熷彲浠ョ敤浣滈€氱敤鐨勫祵鍏ュ紡铏曠悊骞宠嚭锛岀祼(ji茅)鍚堝閮ㄥ井铏曠悊鍣ㄦ垨 DSP 鑺墖鍏卞悓妲�(g貌u)寤哄京(f霉)闆滅殑宓屽叆寮忕郴绲�(t菕ng)銆傛澶�锛屽畠閭勫彲浠ヤ綔鐐哄皥鐢ㄩ泦鎴愰浕璺紙ASIC锛夌殑鍘熷瀷椹楄瓑骞宠嚭锛屽公鍔╅枊鐧�(f膩)鑰呭揩閫熻凯浠ｈō(sh猫)瑷堝苟闄嶄綆棰�(f膿ng)闅�銆�