XC6SLX25-L1FT256I 鏅�(sh铆)闁擄細2025/4/30 18:42:29 闁辫畝锛�33

XC6SLX25-L1FT256I鏄疿ilinx鍏徃鎺ㄥ嚭鐨凷partan-6绯诲垪FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛変腑鐨勪竴娆惧櫒浠躲€傝┎绯诲垪FPGA灏堢偤浣庢垚鏈�銆侀珮鎬ц兘鐨勬噳(y墨ng)鐢ㄨ€岃ō(sh猫)瑷�(j矛)锛岄仼鐢ㄤ簬娑堣不(f猫i)闆诲瓙銆侀€氫俊銆佸伐妤�(y猫)鎺у埗浠ュ強閱�(y墨)鐧傝ō(sh猫)鍌欑瓑闋�(l菒ng)鍩�銆�
銆€銆€XC6SLX25-L1FT256I閲囩敤40nm宸ヨ棟鍒堕€狅紝鍏锋湁杓冮珮鐨勯倧杓硣婧愬瘑搴﹀拰璞愬瘜鐨勫祵鍏ュ紡鍔熻兘妯″锛屽DSP Slice銆丅lock RAM绛�銆傛澶栵紝瀹冮倓鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸涓茶闁冨瓨鍟熷嫊(d貌ng)鎴栭€氶亷澶栭儴涓绘帶鍒跺櫒鍔犺級閰嶇疆鏁�(sh霉)鎿�(j霉)銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C6SLX25-L1FT256I
銆€銆€绯诲垪锛歋partan-6
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細澶х磩25,000鍊�(g猫)CLB Slice
銆€銆€鍏�(n猫i)閮≧AM瀹归噺锛氱磩180KB Block RAM
銆€銆€DSP Slice鏁�(sh霉)閲忥細50鍊�(g猫)
銆€銆€I/O寮曡叧鏁�(sh霉)锛�174鍊�(g猫)
銆€銆€灏佽椤炲瀷锛欶T256
銆€銆€宸ヤ綔闆诲锛氭牳蹇冮浕澹�1.2V锛孖/O闆诲鍙牴鎿�(j霉)鍏烽珨Bank瑷�(sh猫)缃湪1.2V銆�1.5V鎴�1.8V
銆€銆€宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱�(j铆)锛�0掳C鑷�70掳C锛�
銆€銆€宸ヨ棟绡€(ji茅)榛�(di菐n)锛�40nm

鐗规€�

XC6SLX25-L1FT256I鍏峰倷浠ヤ笅椤憲鐗规€э細
銆€銆€1. 楂樻€ц兘鐨勬灦妲�(g貌u)锛氬熀浜庢敼閫�(j矛n)鍚庣殑6杓稿叆鏌ユ壘琛紙LUT锛�锛屾敮鎸佹洿蹇殑淇¤櫉(h脿o)璺緫鍜屾洿寰�(f霉)闆滅殑绲勫悎閭忚集銆�
銆€銆€2. 鍏�(n猫i)缃‖鏍告ā濉婏細闆嗘垚浜哖CI Express Endpoint纭牳銆佷互澶恫(w菐ng)MAC纭牳绛夊绋甀P鏍革紝绨″寲浜嗗京(f霉)闆滄帴鍙ｇ殑瑷�(sh猫)瑷�(j矛)閬庣▼銆�
銆€銆€3. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛氶噰鐢ˋSMBL鏋舵(g貌u)鍜岄浕婧愮鐞嗘妧琛�(sh霉)锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅�(sh铆)闄嶄綆浜嗘暣楂斿姛鑰椼€�
銆€銆€4. 闈堟椿鐨処/O妯�(bi膩o)婧�(zh菙n)鏀寔锛氬吋瀹瑰绋父鐢ㄦ(bi膩o)婧�(zh菙n)锛屼緥濡侺VCMOS銆丠STL銆丼STL绛�锛屽苟鍏佽ū涓嶅悓Bank浣跨敤涓嶅悓鐨勯浕骞炽€�
銆€銆€5. 寮�(qi谩ng)澶х殑鏅�(sh铆)閻樼鐞嗭細鐗囦笂闆嗘垚Differential Clock Manager (DCM) 鍜孭hase-Locked Loop (PLL)锛屾彁渚涚簿纰虹殑鏅�(sh铆)閻樺垎闋�銆佸€嶉牷鍙婄浉浣嶈(di脿o)鏁村姛鑳�銆�
銆€銆€6. 鍙潬鎬ч珮锛氶€氶亷鍏�(n猫i)缃殑閷�(cu貌)瑾ゆ娓垏绯炬姗�(j墨)鍒�锛屾彁鍗囦簡绯荤当(t菕ng)鐨勯亱(y霉n)琛岀┅(w臎n)瀹氭€�銆�

鎳�(y墨ng)鐢�

XC6SLX25-L1FT256I閬╁悎鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細
銆€銆€ - 鏁�(sh霉)瀛楅浕瑕�
銆€銆€ - 瑕栭牷鐩�(ji膩n)鎺х郴绲�(t菕ng)
銆€銆€2. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細
銆€銆€ - 閬�(y霉n)鍕�(d貌ng)鎺у埗鍣�
銆€銆€ - 鏁�(sh霉)鎿�(j霉)閲囬泦妯″
銆€銆€3. 閫氫俊瑷�(sh猫)鍌欙細
銆€銆€ - 鍩虹珯鎺ュ彛
銆€銆€ - 璺敱鍣ㄥ拰浜ゆ彌姗�(j墨)
銆€銆€4. 閱�(y墨)鐧傚剙鍣細
銆€銆€ - 褰卞儚铏曠悊鍠厓
銆€銆€ - 瀵�(sh铆)鏅�(sh铆)淇¤櫉(h脿o)鐩�(ji膩n)娓缃�
銆€銆€姝ゅ锛岀敱浜庡叾杓冧綆鐨勬垚鏈拰寮�(qi谩ng)澶х殑铏曠悊鑳藉姏锛岄€欐FPGA涔熷唬娉涚敤浜庢暀鑲插拰鐮旂櫦(f膩)闋�(xi脿ng)鐩腑銆�