XC6SLX150-N3FGG900C 鏅傞枔锛�2025/5/10 14:05:11 闁辫畝锛�22

XC6SLX150-N3FGG900C 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 涓殑涓€娆鹃珮鎬ц兘鍣ㄤ欢锛屽熀浜� 45nm 宸ヨ棟鍒堕€�銆傝┎绯诲垪鑺墖閬╃敤浜庡悇绋祵鍏ュ紡铏曠悊銆侀€氫俊銆佸伐妤�(y猫)鎺у埗浠ュ強娑堣不(f猫i)闆诲瓙闋�(l菒ng)鍩熴€�
銆€銆€閫欐 FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佸 RAM 鍜� DSP Slice锛屽悓鏅傛敮鎸佸绋珮閫熶覆琛屾帴鍙ｅ拰鏅傞悩绠＄悊鍔熻兘銆傚叾 N3 鐗堟湰琛ㄧず瑭茶姱鐗囬噰鐢ㄤ簡鐗瑰畾鐨勯厤缃伕闋�(xi脿ng)浠ュ劒(y艒u)鍖栧姛鑰楄垏鎬ц兘銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6SLX150
銆€銆€绯诲垪锛歋partan-6
銆€銆€宸ヨ棟锛�45nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 150,000
銆€銆€RAM 瀹归噺锛�2798Kb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細360
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�816
銆€銆€宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.2V锛孖/O 闆诲鑼冨湇 1.2V 鑷� 3.3V
銆€銆€灏佽锛歂3FGG900C
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C锛堝晢妤�(y猫)绱氾級

鐗规€�

XC6SLX150-N3FGG900C 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鍜岄潏娲绘€�锛岄仼鍚堜腑绔噳(y墨ng)鐢ㄩ渶姹�銆�
銆€銆€1. 闆嗘垚 Block RAM 鍜� Distributed RAM锛岃兘澶�?q奴)宕縁(xi脿n)寰�(f霉)闆滅殑瀛樺劜鍣ㄧ祼(ji茅)妲�(g貌u)瑷�(sh猫)瑷堛€�
銆€銆€2. 鍏�(n猫i)缃皥鐢� DSP Slice锛屽彲浠ラ珮鏁堝畬鎴愭暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€3. 鏀寔 PCI Express銆佸崈鍏嗕互澶恫(w菐ng)绛夐珮閫熸帴鍙ｅ崝(xi茅)璀�銆�
銆€銆€4. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗伐鍏� (Clock Management Tile)锛屽寘鎷� PLL 鍜� DCM 妯″銆�
銆€銆€5. 鍖呭惈纭牳妯″濡� SelectIO 鎶€琛�(sh霉)锛屾敮鎸侀珮閬�(d谩) 1.2Gbps 鐨� LVDS 鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼銆�
銆€銆€6. 鏀寔閮ㄥ垎閲嶉厤缃姛鑳斤紝鍏佽ū鍦ㄩ亱(y霉n)琛屾檪鍕曟厠(t脿i)鏇存柊閮ㄥ垎闆昏矾閭忚集銆�
銆€銆€7. 鍙€氶亷澶氱ó閰嶇疆妯″紡鍔犺級姣旂壒娴�锛屼緥濡備富寰� SPI Flash 鎴� JTAG 瑾�(di脿o)瑭︽帴鍙ｃ€�

鎳�(y墨ng)鐢�

XC6SLX150-N3FGG900C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€嬭妤�(y猫)闋�(l菒ng)鍩燂細
銆€銆€1. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屼緥濡傚伐妤�(y猫)鐩告(j墨)鍜岄啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌欍€�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�锛屽璺敱鍣�銆佷氦鎻涙(j墨)鍜岀劇绶氬熀绔�銆�
銆€銆€3. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹紝鍖呮嫭閬�(y霉n)鍕曟帶鍒跺櫒鍜� PLC 绯荤当(t菕ng)銆�
銆€銆€4. 娑堣不(f猫i)闆诲瓙鐢�(ch菐n)鍝佷腑鐨勯煶瑕栭牷绶ㄨВ纰煎強鍦栧儚铏曠悊銆�
銆€銆€5. 娓│娓噺鍎€鍣�锛屼緥濡傜ず娉㈠櫒鍜屼俊铏熺櫦(f膩)鐢熷櫒銆�
銆€銆€6. 姹借粖闆诲瓙绯荤当(t菕ng)锛岀敤浜� ADAS 杓斿姪椐曢鐩搁棞(gu膩n)鍔熻兘瀵�(sh铆)鐝�(xi脿n)銆�
銆€銆€7. 绉戝(xu茅)鐮旂┒闋�(l菒ng)鍩熷収(n猫i)鐨勯珮绮惧害鏁�(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愬钩鑷�銆�