鏅傞枔锛�2025/5/12 13:47:41
闁辫畝锛�18
XC6SLX100T-2FG676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓�鍝�銆係partan-6 绯诲垪鏄皥鐐轰綆鎴愭湰銆佷綆鍔熻�楁噳鐢ㄨō瑷堢殑 FPGA锛岄仼鐢ㄤ簬宸ユキ(y猫)鎺у埗銆佹秷璨婚浕瀛�銆侀�氫俊瑷倷浠ュ強姹借粖闆诲瓙绛夐牁鍩熴��
銆�銆�瑭插瀷铏熶腑鐨� XC6 琛ㄧず灞簬 Spartan-6 绯诲垪锛孲LX100 琛ㄧず鍏烽珨鐨� FPGA 鍣ㄤ欢瀵嗗害锛堢磩 100K Logic Cells锛�锛孴-2 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)G676 琛ㄧず灏佽椤炲瀷锛岃�� I 琛ㄧず宸ヤ綔婧害鑼冨湇锛堝伐妤�(y猫)绱� -40掳C 鑷� +100掳C锛夈��
閭忚集鍠厓鏁�(sh霉)锛�100K
銆�銆�閰嶇疆瀛樺劜鍣細16MB
銆�銆�I/O寮曡叧鏁�(sh霉)锛�432
銆�銆�鏅傞悩璩囨簮锛�8鍊嬪叏灞�鏅傞悩
銆�銆�鍏ч儴RAM锛�2880KB
銆�銆�灏堢敤涔樻硶鍣細360鍊�
銆�銆�鏈�澶у伐浣滈牷鐜囷細500MHz
銆�銆�渚涢浕闆诲锛�1.2V 鏍稿績闆诲锛�1.8V 鎴� 3.3V I/O 闆诲
銆�銆�灏佽椤炲瀷锛欶G676
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
Spartan-6 FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮鍜屽祵鍏ュ紡鍔熻兘妯″銆傚畠鍏锋湁浠ヤ笅椤憲鐗规�э細
銆�銆�1. 鍏х疆 DSP Slice锛屾敮鎸侀珮鏁堢殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕欍��
銆�銆�2. 闆嗘垚 Block RAM 鍜� Distributed RAM锛屾彁渚涢潏娲荤殑瀛樺劜瑙ｆ焙鏂规銆�
銆�銆�3. 鏀寔澶氱ó涓茶鎺ュ彛妯欐簴锛屼緥濡� PCIe銆丟igabit Ethernet 鍜� SATA銆�
銆�銆�4. 鎻愪緵纭牳妯″濡� SelectIO 鍜� Clocking Wizard锛屽劒(y艒u)鍖栨�ц兘鍜屽姛鑰�銆�
銆�銆�5. 鏀寔閮ㄥ垎閲嶉厤缃妧琛擄紝鍏佽ū鍦ㄩ亱琛屾檪鍕曟厠(t脿i)鏇存柊 FPGA 鐨勬煇浜涘崁(q奴)鍩�銆�
銆�銆�6. 鎻愪緵澶氱ó閰嶇疆妯″紡锛屽寘鎷緸 PROM 鎴� Flash 鍟熷嫊锛屾垨鑰呴�氶亷 JTAG 绶ㄧ▼銆�
XC6SLX100T-2FG676I 寤ｆ硾鎳夌敤浜庨渶瑕侀珮鎬ц兘銆佷綆鍔熻�楀拰楂橀泦鎴愬害鐨勫牬鍚�锛屽吀鍨嬫噳鐢ㄥ牬鏅寘鎷細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栦腑鐨勫鏅傛暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗙郴绲�(t菕ng)銆�
銆�銆�2. 娑堣不椤為浕瀛愮敘(ch菐n)鍝佷腑鐨勫湒鍍忚檿鐞嗗拰瑕栭牷绶ㄧ⒓瑙ｇ⒓銆�
銆�銆�3. 閫氫俊闋樺煙鐨勫熀甯惰檿鐞嗗拰鍗�(xi茅)璀拌綁鎻涖��
銆�銆�4. 姹借粖闆诲瓙涓殑鍌虫劅鍣ㄨ瀺鍚堣垏淇¤櫉瑾跨悊銆�
銆�銆�5. 閱�(y墨)鐧傝ō鍌欎腑鐨勪俊铏熼噰闆嗚垏鍒嗘瀽銆�
銆�銆�6. 宓屽叆寮忕郴绲�(t菕ng)鐨勭‖浠跺姞閫熸ā濉婇枊鐧�(f膩)銆�
銆�銆�姝ゅ锛岀敱浜庡叾鍏峰倷杓冨挤鐨勯倧杓硣婧愬拰闈堟椿鐨勫瑷敮鎸侊紝涔熷彲浠ョ敤浜庡師鍨嬮璀夊钩鑷烘垨灏忓瀷 ASIC 鏇夸唬鏂规銆�
XC6SLX9-TQG144C, XC6SLX45-FG484I, XC6SLX150T-2FGG676I
