XC6SLX100-L1FG484C 鏅傞枔锛�2025/5/12 13:02:51 闁辫畝锛�21

XC6SLX100-L1FG484C鏄疿ilinx鍏徃鎺ㄥ嚭鐨凷partan-6绯诲垪FPGA鑺墖涓殑涓€鍊嬪瀷铏熴€係钁楃ū锛屽唬娉涙噳(y墨ng)鐢ㄤ簬娑堣不闆诲瓙銆佸伐妤�(y猫)鎺у埗銆侀€氫俊瑷�(sh猫)鍌欑瓑闋�(l菒ng)鍩�銆傝┎鑺墖閲囩敤45nm宸ヨ棟鍒堕€�锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮鍜岄珮鎬ц兘鐨勫祵鍏ュ紡濉奟AM锛屾敮鎸佸绋暩(sh霉)瀛椾俊铏熻檿鐞嗗姛鑳�銆�
銆€銆€XC6SLX100-L1FG484C鐨勫叿楂旂壒榛炲寘鎷細484寮曡叧鐨凢G灏佽褰㈠紡锛岄仼鍚堝京(f霉)闆滆ō(sh猫)瑷堥渶姹傦紝鎻愪緵闈堟椿鐨処/O閰嶇疆鍜屽挤澶х殑鏅傞悩绠＄悊鐗规€�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6SLX100-L1FG484C
銆€銆€绯诲垪锛歋partan-6
銆€銆€灏佽锛欶G484
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱�100,000鍊�
銆€銆€鍏�(n猫i)閮≧AM锛�576KB
銆€銆€DSP Slice锛�160鍊�
銆€銆€閰嶇疆妯″紡锛歋lave Serial (SPI), Master SelectMAP
銆€銆€宸ヤ綔闆诲锛�1.2V Core Voltage
銆€銆€I/O Bank闆诲锛�1.2V/1.5V/1.8V/2.5V/3.3V鍙伕
銆€銆€鏈€澶у伐浣滈牷鐜囷細楂橀仈500MHz锛堝彇姹轰簬鍏烽珨瑷�(sh猫)瑷堬級
銆€銆€婧害鑼冨湇锛�-40掳C 鑷� +100掳C

鐗规€�

1. Spartan-6 FPGA閲囩敤鎴愮啛鐨�45nm浣庡姛鑰楀伐钘濓紝鑳藉椤憲闄嶄綆鏁撮珨鍔熻€�銆�
銆€銆€2. 鍏�(n猫i)缃睈瀵屽瑷�(sh猫)璩囨簮锛屼緥濡侭lock RAM銆丏SP Slice绛�锛岀偤鏁�(sh霉)瀛椾俊铏熻檿鐞嗘彁渚涗簡寮峰ぇ鐨勭‖浠舵敮鎸併€�
銆€銆€3. 鏀寔闈堟椿鐨処/O妯�(bi膩o)婧�(zh菙n)锛岄仼閰嶅绋噳(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€4. 鎻愪緵楂樻晥鐨勬檪閻樼鐞嗗拰閹栫浉鐠�(hu谩n)(PLL)妯″锛岀⒑淇濈郴绲�(t菕ng)绌�(w臎n)瀹氭€�銆�
銆€銆€5. 鍏峰倷鍙法绋嬮倧杓硣婧�锛岃兘澶�?q奴)宕縁(xi脿n)鑷畾缇╅浕璺ō(sh猫)瑷�銆�
銆€銆€6. 閰嶇疆閬搁爡澶氭ǎ锛屽吋瀹逛富娴侀厤缃柟寮忓SPI Flash銆丼electMAP绛夛紝渚夸簬闁嬬櫦(f膩)鍜岄噺鐢�(ch菐n)浣跨敤銆�
銆€銆€7. 鎻愪緵瀹屾暣鐨勯枊鐧�(f膩)宸ュ叿閺�锛屽寘鎷琁SE Design Suite鎴朧ivado HLS锛屾柟渚跨敤鎴堕€茶瑷�(sh猫)瑷堣垏浠跨湡銆�

鎳�(y墨ng)鐢�

1. 瑕栭牷鑸囧湒鍍忚檿鐞嗛牁(l菒ng)鍩燂紝濡傝闋绘牸寮忚綁(zhu菐n)鎻�銆佸湒鍍忓寮风瓑銆�
銆€銆€2. 宸ユキ(y猫)鑷嫊鍖栨帶鍒�锛屽寘鎷亱鍕曟帶鍒躲€佸鏅傛暩(sh霉)鎿�(j霉)閲囬泦绛�銆�
銆€銆€3. 缍�(w菐ng)绲�(lu貌)閫氫俊瑷�(sh猫)鍌�锛屽璺敱鍣�銆佷氦鎻涙鐨勬暩(sh霉)鎿�(j霉)鍖呰檿鐞嗛儴鍒嗐€�
銆€銆€4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝�锛屼緥濡傞珮娓呴浕瑕栥€佸濯掗珨鎾斁鍣ㄤ腑鐨勬牳蹇冮倧杓帶鍒�銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勪俊铏熻檿鐞嗗柈鍏�銆�
銆€銆€6. 娓│娓噺鍎€鍣ㄤ腑鐨勯珮閫熸暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愭ā濉娿€�