XC5VTX240T-1FFG1759C 鏅�(sh铆)闁擄細2025/4/30 19:27:06 闁辫畝锛�30

XC5VTX240T-1FFG1759C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-5 绯诲垪 FPGA 鑺墖涓殑涓€鍊�(g猫)鍨嬭櫉(h脿o)銆傝┎绯诲垪 FPGA 涓昏闈㈠悜楂樻€ц兘瑷�(j矛)绠�銆侀€氫俊銆佷俊铏�(h脿o)铏曠悊鍜屽伐妤�(y猫)鎺у埗绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆俋C5VTX240T 鎻愪緵浜嗗挤(qi谩ng)澶х殑閭忚集璩囨簮銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婅睈瀵岀殑瀛樺劜(ch菙)鍣ㄨ硣婧�锛岃兘澶犳豢瓒冲京(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)鐨勯渶姹�銆�
銆€銆€姝ゅ瀷铏�(h脿o)灞簬 Virtex-5 TX 绯诲垪锛岀壒鍒ラ仼鐢ㄤ簬闇€瑕侀珮閫熶覆琛岄€ｆ帴鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅紝渚嬪鍏夌簴閫氫俊銆佽儗鏉夸簰閫ｅ拰鍗�(xi茅)璀版⿱鎺ャ€�

鍙冩暩(sh霉)

鑺墖绯诲垪锛歏irtex-5
銆€銆€鍨嬭櫉(h脿o)锛歑C5VTX240T-1FFG1759C
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 240,000
銆€銆€Ambient婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€鏍稿績闆诲锛�1.0V
銆€銆€I/O闆诲锛�1.8V / 2.5V / 3.3V
銆€銆€灏佽椤炲瀷锛欶FG1759 (1759 寮曡叧)
銆€銆€宸ヤ綔闋荤巼锛氭渶楂樺彲閬�(d谩) 650 MHz
銆€銆€楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄩ€熺巼锛氭渶澶ф敮鎸� 11.2 Gbps
銆€銆€鍏�(n猫i)閮� RAM锛氱磩 11.7 Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細480

鐗规€�

XC5VTX240T-1FFG1759C 闆嗘垚浜嗗绋厛閫�(j矛n)鍔熻兘锛屼娇鍏舵垚鐐哄京(f霉)闆滆ō(sh猫)瑷�(j矛)鐨勭悊鎯抽伕鎿�銆�
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氬熀浜� 65nm 宸ヨ棟鍒堕€狅紝鎻愪緵澶ч噺鍙法绋嬮倧杓柈鍏�锛岃兘澶�?q奴)宕縁(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺�銆�
銆€銆€2. 璞愬瘜鐨勪覆琛屾敹鐧�(f膩)鍣細闆嗘垚澶氬€�(g猫) RocketIO 鏀剁櫦(f膩)鍣紝鏀寔楂橀仈(d谩) 11.2 Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄潪甯搁仼鍚堥珮閫熼€氫俊鎳�(y墨ng)鐢ㄣ€�
銆€銆€3. 澶у閲忓瓨鍎�(ch菙)鍣細鍏�(n猫i)缃ぇ閲忕殑 Block RAM 鍜屽垎甯冨紡 RAM锛屽彲鐢ㄤ簬妲�(g貌u)寤� FIFO銆佺珐瀛樻垨鍏朵粬瀛樺劜(ch菙)闇€姹�銆�
銆€銆€4. DSP 鍔熻兘锛氬寘鍚皥鐢ㄧ殑 DSP Slice锛屾敮鎸侀珮鏁堜箻娉曠疮鍔犻亱(y霉n)绠�锛岄仼鐢ㄤ簬淇¤櫉(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€5. 鍙摯(ku貌)灞曟€э細鏀寔鑸囧閮ㄥ瓨鍎�(ch菙)鍣ㄥ拰鍏朵粬澶栬ō(sh猫)鐨勯潏娲绘帴鍙ｉ厤缃�銆�
銆€銆€6. 宓屽叆寮忕‖浠跺姞瀵嗘ā濉婏細鎻愪緵 AES 鍜� DES 鍔犲瘑鍔熻兘锛屼繚璀�(h霉)鐭ヨ瓨(sh铆)鐢�(ch菐n)娆�(qu谩n)鍜屾晱鎰熸暩(sh霉)鎿�(j霉)鐨勫畨鍏ㄣ€�
銆€銆€7. 浣庡姛鑰楀劒(y艒u)鍖栵細閫氶亷鍕�(d貌ng)鎱�(t脿i)鍔熻€楃鐞嗘妧琛�(sh霉)锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅�(sh铆)闄嶄綆鑳借€椼€�

鎳�(y墨ng)鐢�

XC5VTX240T-1FFG1759C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 楂橀€熼€氫俊瑷�(sh猫)鍌欙細濡傚厜绾栫恫(w菐ng)绲�(lu貌)璺敱鍣�銆佷氦鎻涙(j墨)鍜岀恫(w菐ng)闂�(gu膩n)銆�
銆€銆€2. 瑷�(j矛)绠楀姞閫熷钩鑷�(t谩i)锛氱敤浜庨噾铻嶅垎鏋�銆佺瀛�(xu茅)瑷�(j矛)绠楀拰姗�(j墨)鍣ㄥ(xu茅)缈�(x铆)绛夐牁(l菒ng)鍩�銆�
銆€銆€3. 瑕栭牷铏曠悊绯荤当(t菕ng)锛氬寘鎷珮娓呰闋荤法纰艰В纰�銆佸湒鍍忓寮�(qi谩ng)鍜屽(sh铆)鏅�(sh铆)娴佸獟楂斿偝杓搞€�
銆€銆€4. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欙細渚嬪瓒呰伈娉㈡巸鎻忓剙鍜� CT 鎺冩弿鍎€鐨勬暩(sh霉)鎿�(j霉)铏曠悊銆�
銆€銆€5. 杌嶄簨鑸囪埅绌鸿埅澶╋細闆烽仈(d谩)淇¤櫉(h脿o)铏曠悊銆佸皫(d菐o)鑸郴绲�(t菕ng)鍜岃(w猫i)鏄熼€氫俊銆�
銆€銆€6. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細宸ュ粻鎺у埗绯荤当(t菕ng)鍜屾(j墨)鍣ㄤ汉鎺у埗鍣ㄤ腑鐨勬牳蹇冭檿鐞嗗櫒銆�