XC5VLX85-2FFG1153C 鏅傞枔锛�2023/7/18 17:53:52 闁辫畝锛�770

鎻忚堪

銆€銆€XC5VLX85-2FFG1153C鎻愪緵-3銆�-2銆�-1閫熷害绛夌礆锛�-3鍏锋湁鏈€楂樻€ц兘銆傜洿娴佸拰浜ゆ祦鐗规€ч仼鐢ㄤ簬鍟嗘キ(y猫)鍜屽伐妤�(y猫)绱�銆傞櫎宸ヤ綔婧害鑼冨湇鎴栧彟鏈夎鏄庡锛屾墍鏈夌洿娴侀浕鍙冩暩(sh霉)灏嶄簬鐗瑰畾閫熷害绛夌礆閮芥槸鐩稿悓鐨勶紙鍗砤-1閫熷害绛夌礆宸ユキ(y猫)瑷�(sh猫)鍌欑殑鏅傚簭鐗规€ц垏a-1閫熷害绛夌礆鍟嗘キ(y猫)瑷�(sh猫)鍌欑浉鍚岋級銆備絾鏄�锛屽彧鏈夐伕瀹氱殑閫熷害绛夌礆鍜�/鎴栧櫒浠跺彲鑳藉湪宸ユキ(y猫)鑼冨湇鍏�(n猫i)鍙敤銆傛墍鏈夐浕婧愰浕澹撳拰绲�(ji茅)婧 (gu墨)鏍煎潎浠ｈ〃鏈€澹炴儏娉�銆傛墍鍖呭惈鐨勫弮鏁�(sh霉)灏嶄簬娴佽鐨勮ō(sh猫)瑷堝拰鍏稿瀷鎳�(y墨ng)鐢ㄦ槸閫氱敤鐨�銆�

鐢�(ch菐n)鍝佹杩�

鐢�(ch菐n)鍝佸瀷铏�	XC5VLX85-2FFG1153C
鎻忚堪	闆嗘垚闆昏矾FPGA 560 I / O 1153FCBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)
鍒堕€犲晢	Xilinx鍏徃
绯诲垪	Virtex?-5LX
鎵撳寘	鎵樼洡
闆诲-闆绘簮	0.95V?1.05V
宸ヤ綔婧害	0掳C?85掳C(TJ)
鍖呰/绠�	1153-BBGA锛孎(xi脿n)CBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘瑁�	1153-FCBGA(35x35)
鍩烘湰闆朵欢铏�	XC5VLX85

鐢�(ch菐n)鍝佸湒鐗�

XC5VLX85-2FFG1153C

瑕�(gu墨)鏍煎弮鏁�(sh霉)

鍒堕€犲晢鍖呰瑾槑	35 X 35 MM锛岀劇閴�锛孎(xi脿n)BGA-1153
绗﹀悎姝愮洘RoHS	鏄�
鐙€鎱�(t脿i)	娲绘€�
鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
鏈€澶ф檪閻橀牷鐜�	1265.0鍏嗚但
JESD-30浠ｇ⒓	S-PBGA-B1153
JESD-609浠ｇ⒓	e1
CLB鏁�(sh霉)閲�	6480.0
杓稿叆鏁�(sh霉)閲�	560.0
閭忚集鍠厓鏁�(sh霉)	82944.0
杓稿嚭鏁�(sh霉)閲�	560.0
绔瓙鏁�(sh霉)	1153
鏈€浣庡伐浣滄韩搴�	0鈩�
鏈€楂樺伐浣滄韩搴�	85鈩�
绲勭箶	6480 CLBS
鍖呰涓婚珨鏉愭枡	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰浠ｇ⒓	BGA
鍖呰绛夋晥浠ｇ⒓	BGA1153,34X34,40
鍖呰褰㈢媭	鍥涙柟褰�
鍖呰褰㈠紡	缍�(w菐ng)鏍奸櫍鍒�
宄板€煎洖娴佹韩搴�(鈩�)	245
闆绘簮	1,2.5
搴ч珮	3.4姣背
瀛愰鍒�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
闆绘簮闆诲妯�(bi膩o)绋�	1.0浼�
鏈€灏忎緵闆婚浕澹�	0.95浼�
鏈€澶ч浕婧愰浕澹�	1.05浼�
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
婧害绛夌礆	鍏朵粬
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绔瓙闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅傞枔@宄板€煎洖娴佹韩搴�-鏈€澶у€�(绉�)	30
闀峰害	35.0姣背
瀵害	35.0姣背

鐠�(hu谩n)澧冭垏鍑哄彛鍒嗛

RoHS鐙€鎱�(t脿i)	绗﹀悎ROHS3
姘村垎鏁忔劅鎬ф按骞�(MSL)	4(72灏忔檪)

CAD妯″瀷

XC5VLX85-2FFG1153C绗﹁櫉

XC5VLX85-2FFG1153C鑵冲嵃

灏佽

XC5VLX85-2FFG1153C灏佽

鏇夸唬鍨嬭櫉

鍨嬭櫉	鍒堕€犲晢	鍝佸悕	鎻忚堪
XC5VLX85-3FFG1153C	璩介潏鎬�	FPGA鑺墖	82944鍠厓 65nm鎶€琛�(sh霉) 1V 1153Pin FCBGA
XC5VLX85-1FF1153I	璩介潏鎬�	FPGA鑺墖	82944鍠厓 65nm鎶€琛�(sh霉) 1V 1153Pin FCBGA
XC5VLX85-2FF1153I	璩介潏鎬�	FPGA鑺墖	82944鍠厓 65nm鎶€琛�(sh霉) 1V 1153Pin FCBGA