XC2S200-5FGG456I 鏅傞枔锛�2022/11/7 14:45:05 闁辫畝锛�712

鐢�(ch菐n)鍝佸瀷铏� XC2S200-5FGG456I鎻忚堪IC FPGA 284 I/O 456FBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)

姒傝堪

鐢�(ch菐n)鍝佸瀷铏� XC2S200-5FGG456I鎻忚堪IC FPGA 284 I/O 456FBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)鐢熺敘(ch菐n)寤犲Xilinx鍏徃绯诲垪Spartan?-II閮ㄥ垎鐙€鎱�(t脿i)娲绘€ч浕澹�-闆绘簮2.375V~2.625V宸ヤ綔婧害-40掳C~100掳C(TJ)鍖�/绠� 456 BBGA渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘456-FBGA(23x23)鍩虹(ch菙)閮ㄤ欢铏焁C2S200

鐗规€�

绗簩浠SIC鏇夸唬鎶€琛�(sh霉)

瀵嗗害楂橀仈5,292鍊嬮倧杓柈鍏�锛屽叿鏈夐珮閬�200,000鍊嬬郴绲�(t菕ng)闁€

鍩轰簬VirtexFPGA鏋舵(g貌u)鐨勭啊鍖栧姛鑳�

鐒￠檺鐨勫彲閲嶇法绋嬫€�

鎴愭湰闈炲父浣�

缍�(j墨ng)婵熼珮鏁堢殑0.18寰背宸ヨ棟

绯荤当(t菕ng)绱氬姛鑳�

SelectRAM鍒嗗堡瀛樺劜鍣細路16浣�/ LUT鍒嗗竷寮廟AM路鍙厤缃�4K浣嶅RAM路鑸囧閮≧AM鐨勫揩閫熸帴鍙�

瀹屽叏绗﹀悎PCI妯�(bi膩o)婧�(zh菙n)

浣庡姛鑰楀垎娈佃矾鐢辨灦妲�(g貌u)

椹楄瓑/鍙瀵熸€х殑瀹屽叏鍥炶畝鍔熻兘

鐢ㄤ簬楂橀€熺畻琛�(sh霉)鐨勫皥鐢ㄩ€蹭綅閭忚集

鏈夋晥鐨勪箻鏁�(sh霉)鏀寔

鐢ㄤ簬瀵几鍏ュ姛鑳界殑绱氳伅(li谩n)閺�

璞愬瘜鐨勫瘎瀛樺櫒/閹栧瓨鍣�锛屽叿鏈変娇鑳�锛岀疆1锛屽京(f霉)浣嶅姛鑳�

鍥涘€嬪皥鐢―LL锛岀敤浜庨珮绱氭檪閻樻帶鍒�

鍥涘€嬩富瑕佺殑浣庡亸鏂滃叏灞€鏅傞悩鍒嗛厤缍�(w菐ng)绲�(lu貌)

IEEE 1149.1鍏煎鐨勯倞鐣屾巸鎻忛倧杓�

澶氬姛鑳絀 / O鍜屽寘瑁�

鐒￠墰灏佽閬搁爡

鎵€鏈夊瘑搴﹀潎鍙彁渚涗綆鎴愭湰鍖呰

鏅€氬寘涓殑绯诲垪瓒宠贰鍏煎鎬�

16绋珮鎬ц兘鎺ュ彛妯�(bi膩o)婧�(zh菙n)

鐔辨彃鎷擟ompact PCI鍙嬪ソ

闆朵繚鎸佹檪闁撶啊鍖栦簡绯荤当(t菕ng)鏅傚簭

鏍稿績閭忚集閲囩敤2.5V渚涢浕锛孖 / O閲囩敤1.5V锛�2.5V鎴�3.3V渚涢浕

寮峰ぇ鐨刋ilinxISE闁嬬櫦(f膩)绯荤当(t菕ng)瀹屽叏鏀寔

鍏ㄨ嚜鍕曟槧灏勶紝鏀剧疆鍜屽竷绶�

鍙冩暩(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
绗﹀悎REACH妯�(bi膩o)婧�(zh菙n)	鏄�
绗﹀悎姝愮洘RoHS妯�(bi膩o)婧�(zh菙n)	鏄�
鐙€鎱�(t脿i)	NRFND
鏅傞悩闋荤巼-鏈€澶у€�	263.0 MHz
CLB-Max鐨勭祫鍚堝欢閬�	0.7 ns
JESD-30浠ｇ⒓	S-PBGA-B456
JESD-609浠ｇ⒓	E1
绺絉AM浣嶆暩(sh霉)	57344
CLB鏁�(sh霉)閲�	1176.0
绛夋晥闁€鏁�(sh霉)	200000.0
杓稿叆鏁�(sh霉)閲�	284.0
閭忚集鍠厓鐨勬暩(sh霉)閲�	5292.0
杓稿嚭鏁�(sh霉)閲�	284.0
绲傜鏁�(sh霉)閲�	456
宸ヤ綔婧害-鏈€灏忓€�	-40鈩�
宸ヤ綔婧害-鏈€楂�	85鈩�
绲勭箶	1176 CLBS锛�200000 GATES
宄板€煎洖娴佹韩搴�(鈩�)	250
闆绘簮	1.5 / 3.3,2.5
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
鍧愬Э楂樺害-鏈€澶�	2.6姣背
瀛愰鍒�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
闆绘簮闆诲	2.5 V
闆绘簮闆诲-鏈€灏忓€�	2.375 V
闆绘簮闆诲-鏈€澶у€�	2.625 V
瀹夎椤炲瀷	琛ㄩ潰璨艰
婧害绛夌礆	鐢�(ch菐n)妤�(y猫)
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绲傜闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅傞枔@宄板€煎洖娴佹韩搴�-鏈€澶у€�	涓夊崄
闀峰害	23.0姣背
瀵害	23.0姣背
鍖呰楂旀潗鏂�	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰９浠ｇ⒓	BGA
鍖呯瓑鍍逛唬纰�	BGA456,22X22,40
鍖呰褰㈢媭	寤ｅ牬
鍖呰棰�(f膿ng)鏍�	缍�(w菐ng)鏍奸櫍鍒�
鍒堕€犲晢鍖呰瑾槑	FBGA-456