鏅傞枔锛�2025/5/7 15:10:28
闁辫畝锛�28
XC5VLX50-1FF676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-5 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鑺墖鍩轰簬 65nm 宸ヨ棟鍒堕��锛屾彁渚涗簡楂樻�ц兘銆侀珮瀵嗗害鍜岃睈瀵岀殑鍔熻兘妯″锛岄仼鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆佽埅绌鸿埅澶╀互鍙婇啱(y墨)鐧傝ō鍌欑瓑闋樺煙銆�
銆�銆�Virtex-5 绯诲垪 FPGA 鐨勬灦妲嬭ō瑷堜娇鍏跺湪淇¤櫉铏曠悊銆佹暩鎿氬偝杓稿拰閭忚集瀵︾従鏂归潰鍏锋湁鍗撹秺鐨勬�ц兘銆俋C5VLX50-1FF676I 灞簬 LX锛堜綆鍔熻�楋級瀛愮郴鍒�锛岄仼鍚堥渶瑕侀珮闆嗘垚搴︿絾灏嶅姛鑰楁晱鎰熺殑鎳夌敤鍫存櫙銆�
鍨嬭櫉锛歑C5VLX50-1FF676I
銆�銆�宸ヨ棟锛�65nm
銆�銆�鍏ф牳闆诲锛�1.0V
銆�銆�I/O 闆诲锛�2.5V/3.3V
銆�銆�FPGA 閭忚集鍠厓鏁搁噺锛氱磩 5 钀�
銆�銆�RAM 瀹归噺锛�2,880 Kb
銆�銆�DSP 妯″鏁搁噺锛�160
銆�銆�閰嶇疆闁冨瓨锛氫笉鍏х疆
銆�銆�灏佽椤炲瀷锛欶FG676 (Flip Chip BGA)
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�鏅傞悩闋荤巼锛氶珮閬� 550 MHz
XC5VLX50-1FF676I 鎻愪緵浜嗗绋厛閫茬壒鎬т互婊胯冻寰╅洔鎳夌敤闇�姹傦細
銆�銆�1. 楂樻�ц兘閭忚集鏋舵锛氭敮鎸佸嫊鎱�(t脿i)鍙噸閰嶇疆鍒嗗崁(q奴) (DRP)锛屽厑瑷遍儴鍒嗗崁(q奴)鍩熼噸鏂扮法绋嬭�岀劇闇�閲嶅暉鏁村�� FPGA锛屾彁鍗囩郴绲�(t菕ng)闈堟椿鎬с��
銆�銆�2. 鍏х疆 DSP 妯″锛氭彁渚涘閬� 160 鍊嬪皥鐢� DSP Slice锛屽劒(y艒u)鍖栦簡鏁稿瓧淇¤櫉铏曠悊浠诲嫏锛屼緥濡傛烤娉㈠櫒銆丗FT 鍜岀煩闄ｉ亱绠楃瓑銆�
銆�銆�3. 澶у閲忓祵鍏ュ紡瀛樺劜鍣細鍖呭惈 2,880 Kb 鐨� Block RAM锛岃兘澶犳湁鏁堟敮鎸佸京闆滅殑绠楁硶鍜屾暩鎿氱珐瀛橀渶姹�銆�
銆�銆�4. 楂橀�熶覆琛屾敹鐧�(f膩)鍣細鏀寔楂橀仈 6.5 Gbps 鐨勯�熺巼锛屽吋瀹瑰绋崝(xi茅)璀板 PCIe銆乆AUI 鍜� CPRI銆�
銆�銆�5. 鍙摯灞曠殑 I/O 鎺ュ彛锛氭敮鎸佸璺婧栧拰鑷畾缇╁崝(xi茅)璀帮紝渚夸簬鑸囧閮ㄨō鍌欎簰鑱�銆�
銆�銆�6. 鍔熻�楃鐞嗘妧琛擄細閲囩敤 Power Matters Alliance 鎶�琛擄紝閫氶亷鏅鸿兘闆绘簮瑕�(gu墨)鍔冮檷浣庢暣楂斿姛鑰�銆�
XC5VLX50-1FF676I 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙涓敤浜庝俊铏熻檿鐞嗗拰鍗�(xi茅)璀拌綁鎻�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従寰╅洔鐨勫鏅傛帶鍒剁畻娉曞拰澶氳桓閬嬪嫊鎺у埗銆�
銆�銆�3. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉��丆T 鎺冩弿鍎�绛夎ō鍌欑殑鏁告摎閲囬泦鑸囧湒鍍忛噸寤�銆�
銆�銆�4. 鑸┖鑸ぉ锛氬湪灏庤埅銆侀浄閬斿拰琛�(w猫i)鏄熼�氫俊绯荤当(t菕ng)涓櫦(f膩)鎻棞閸典綔鐢�銆�
銆�銆�5. 瑕栭牷铏曠悊锛氭敮鎸侀珮娓呰闋绘祦鐨勭法纰�銆佽В纰煎強鐗规晥鐢熸垚銆�
銆�銆�6. 娓│娓噺鍎�鍣細鐐虹ず娉㈠櫒銆佷俊铏熺櫦(f膩)鐢熷櫒绛夋彁渚涙牳蹇冭▓绠楄兘鍔�銆�
XC5VLX30T-1FFG676C
銆�銆�XC5VLX50T-1FFG676C
銆�銆�XC5VLX85T-1FFG676C
