鏅傞枔锛�2025/5/12 14:02:38
闁辫畝锛�23
XC3S50-4PQG208C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-3 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛変腑鐨勪竴娆俱�傝┎鑺墖閲囩敤鍏堥�茬殑 90nm 宸ヨ棟鍒堕��锛屽叿鏈夐珮闆嗘垚搴�銆佷綆鍔熻�楀拰闈堟椿鎬х殑鐗归粸锛屽唬娉涙噳鐢ㄤ簬宓屽叆寮忕郴绲�(t菕ng)銆侀�氫俊瑷倷銆佸伐妤�(y猫)鎺у埗銆佹秷璨婚浕瀛愮瓑闋樺煙銆�
銆�銆�瑭插瀷铏熶腑鐨� XC3S50 琛ㄧず灞簬 Spartan-3 绯诲垪涓旈倧杓柈鍏冭(gu墨)妯＄偤绱� 5 钀杸绱�锛�-4 琛ㄧず閫熷害绛夌礆鐐� -4锛孭QG208 琛ㄧず灏佽椤炲瀷鐐� PQG208锛堝鏂欏洓鏂规墎骞崇劇閴涘皝瑁濓級锛孋 琛ㄧず鍟嗙敤婧害鑼冨湇锛�0掳C 鑷� 70掳C锛夈��
閭忚集鍠厓鏁�(sh霉)锛�5068
銆�銆�閰嶇疆瀛樺劜鍣ㄤ綅鏁�(sh霉)锛�171664
銆�銆�I/O 鏁�(sh霉)閲忥細144
銆�銆�鍏�(n猫i)閮� RAM 瀹归噺锛�18KB
銆�銆�DSP Slice 鏁�(sh霉)閲忥細鐒�
銆�銆�鏈�澶у伐浣滈牷鐜囷細200MHz
銆�銆�闆绘簮闆诲锛�1.2V 鏍稿績闆诲 / 3.3V I/O 闆诲
銆�銆�灏佽椤炲瀷锛歅QG208
銆�銆�閫熷害绛夌礆锛�-4
銆�銆�婧害鑼冨湇锛�0掳C 鑷� 70掳C
XC3S50-4PQG208C 鎻愪緵浜嗚睈瀵岀殑鍔熻兘鐗规��锛屽寘鎷細
銆�銆�1. 鍏�(n猫i)缃� Block RAM 鍜屽垎甯冨紡 RAM锛岀敤浜庢暩(sh霉)鎿�(j霉)绶╂矕鍜屽瓨鍎层��
銆�銆�2. 楂橀�熶覆琛屾帴鍙ｆ敮鎸�锛屽 RocketIO 鏀剁櫦(f膩)鍣紝閬╃敤浜庡崈鍏嗕互澶恫(w菐ng)绛夋噳鐢�銆�
銆�銆�3. 鍏�(n猫i)缃檪閻樼鐞嗘ā濉婏紙DCM锛�锛屾敮鎸佸�嶉牷鍜屽垎闋诲姛鑳�銆�
銆�銆�4. 鍙法绋嬮倧杓锛圕LB锛夛紝鎻愪緵闈堟椿鐨勯倧杓鐝�(xi脿n)鑳藉姏銆�
銆�銆�5. 澶氱ó纭牳 IP 妯″鏀寔锛屼緥濡� SPI銆両2C銆乁ART 绛�銆�
銆�銆�6. 楂樻�ц兘銆佷綆鍔熻�楁灦妲�(g貌u)锛岄仼鍚堜究鏀滃紡瑷倷鍜屽皪鍔熻�楁晱鎰熺殑鎳夌敤鍫存櫙銆�
銆�銆�7. 鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸 PROM銆侀杻瀛樻垨涓绘閫氶亷 JTAG 閰嶇疆銆�
銆�銆�8. 寮峰ぇ鐨勯枊鐧�(f膩)宸ュ叿鏀寔锛屽 Xilinx ISE Design Suite銆�
XC3S50-4PQG208C 鐨勫吀鍨嬫噳鐢ㄥ牬鏅寘鎷細
銆�銆�1. 宓屽叆寮忕郴绲�(t菕ng)瑷▓锛屽寰帶鍒跺櫒鍗�(xi茅)铏曠悊鍣�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栭牁鍩燂紝濡� PLC 鎺у埗鍣ㄥ拰鍌虫劅鍣ㄦ帴鍙�銆�
銆�銆�3. 鏁�(sh霉)鎿�(j霉)閫氫俊瑷倷锛屽缍�(w菐ng)绲′氦鎻涙鍜岃矾鐢卞櫒鐨勪俊铏熻檿鐞�銆�
銆�銆�4. 閱�(y墨)鐧傞浕瀛愯ō鍌�锛屽瓒呰伈娉㈡垚鍍忓拰蹇冮浕鍦栫洠(ji膩n)娓�銆�
銆�銆�5. 瑕栭牷鍜屽湒鍍忚檿鐞嗭紝濡傛敐鍍忛牠淇¤櫉闋愯檿鐞�銆�
銆�銆�6. 娑堣不闆诲瓙鐢�(ch菐n)鍝�锛屽鏁�(sh霉)纰肩浉妗嗗拰瀹剁敤瀹夐槻绯荤当(t菕ng)銆�
銆�銆�7. 鏁欒偛鍜岀鐮旈牁鍩燂紝浣滅偤瀛哥繏鍜屽椹楀钩鑷轰娇鐢�銆�
XC3S50-4FTG256C
銆�銆�XC3S50-4FG320C
銆�銆�XC3S50A-4PQG208C
