鐢�(ch菐n)鍝佸瀷铏� XC3S400AN-5FGG400C鎻忚堪IC FPGA 311 I/O 400FBGA鍒嗛�為泦鎴愰浕璺�(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪)

    绨″寲瑷�瑷�

    鏀瑰杽鏄撶敤鎬�

    鍩嬭ō閰嶇疆鐣岄潰

    瀹屽叏鐔辨彃鎷斿悎瑕�(gu墨)鎬�

    20骞撮杻瀛樻暩(sh霉)鎿�(j霉)淇濈暀

    鏈�楂�24 mA杓稿嚭椹呭嫊

    闁冨瓨鎵囧崁(q奴)淇濊�峰拰閹栧��

    闆嗘垚鐨勫仴澹�閰嶇疆鍏у��

    绡�(ji茅)鐪侀浕璺�鏉跨┖闁�

    娓涘皯鏀�鎸佸晱椤�

    鏈�澶�11 Mb鍙�鐢�

    MultiBoot鏀�鎸�

    Scratchpad瑷樻喍

    宓屽叆寮忚檿鐞嗗拰浠ｇ⒓閬�钄�

    鐢ㄦ埗鍙�鐛插緱澶ч噺闈炴槗澶辨�у瓨鍎插櫒

    寮峰ぇ鐨�100K闁冨瓨绶ㄧ▼/鎿﹂櫎鍛ㄦ湡

    瀹夊叏鍔熻兘鎻愪緵姣旂壒娴侀槻鍏嬮殕淇濊��

    鎺涜捣妯″紡鍙�闄嶄綆绯荤��(t菕ng)鍔熻��

    淇濈暀鎵�鏈夎ō瑷堢媭鎱�(t脿i)鍜孎PGA閰嶇疆鏁�(sh霉)鎿�(j霉)

    闊挎噳鏅傞枔蹇�锛岄�氬父灏忎簬100渭s

    澶氶浕澹�锛屽�氭�欐簴SelectIO 鎺ュ彛寮曡叧

    鏈�澶�502鍊婭 / O寮曡叧鎴�227鍊嬪樊鍒嗕俊铏熷皪

    浣庢垚鏈�闈炴槗澶辨��FPGA瑙ｆ焙鏂规�堢殑鏂版�欐簴

    3.3V锛�2.5V锛�1.8V锛�1.5V鍜�1.2V淇¤櫉

    3.3V卤10%鍏煎�规�у拰鐔辨彃鎷斿吋瀹规��

    姣忓�婭 / O 622+ Mb / s鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼

    DDR / DDR2 SDRAM鏀�鎸侀珮閬�400 Mb / s

    璞愬瘜锛岄潏娲荤殑閭忚集璩囨簮

    瀵嗗害楂橀仈25,344鍊嬮倧杓�鍠�鍏�

    鍙�閬哥殑绉讳綅瀵勫瓨鍣ㄦ垨鍒嗗竷寮廟AM鏀�鎸�

    澧炲挤鍨�18 x 18涔樻硶鍣�锛屽付鍙�閬告祦姘寸窔

    鍒嗗堡SelectRAM 鍏у瓨鏋舵��

    楂橀仈576 Kbits鐨勫皥鐢˙lock RAM

    楂橀仈176 Kbits鐨勯珮鏁堝垎甯冨紡RAM

    鏈�澶氬叓鍊嬫暩(sh霉)瀛楁檪閻樼�＄悊鍣�(DCM)

    MicroBlaze 鍜孭icoBlaze 宓屽叆寮忚檿鐞嗗櫒鍏ф牳

    瀹屽叏绗﹀悎32/64浣�33 MHz PCI 鎶�琛撴敮鎸�

    浣庢垚鏈琎FP鍜孊GA鐒￠墰(RoHS)灏佽�濋伕闋�

    LVCMOS锛孡VTTL锛孒STL鍜孲STL鍠�绔�淇¤櫉妯欐簴

    閰嶇疆鐩�(ji膩n)瑕栫▼搴忚▓鏅傚櫒鏈冭嚜鍕曞緸閰嶇疆閷�瑾や腑鎭㈠��

    鑸嘢partan-3A FPGA绯诲垪涓�鐨勭浉鍚屽皝瑁濆紩鑵冲吋瀹�

    瀹屾暣鐨刋ilinx ISE 鍜學ebPACK 杌熶欢闁嬬櫦(f膩)绯荤当(t菕ng)鏀�鎸�

    鍏у瓨锛屼箻娉曞櫒锛孌CM锛孲electIO锛岀啽鎻掓嫈锛岄浕婧愮�＄悊绛�

    LVDS锛孯SDS锛宮ini-LVDS锛孭PDS鍜孒STL / SSTL宸�鍒咺/O

    姣忓崐鍊嬪櫒浠舵湁8鍊嬪叏灞�鏅傞悩鍜�8鍊嬮�嶅�栨檪閻�锛屼互鍙婅睈瀵岀殑浣庡亸绉昏矾鐢�

    姣忓�嬭ō鍌欎腑鐨勫敮涓�瑷�鍌橠NA搴忓垪铏熺敤浜庤ō瑷堥�楄瓑浠ラ槻姝㈡湭缍�(j墨ng)鎺堟瑠鐨勫京鍒�

    閲囩敤鍏堥�茬殑90 nm Spartan-3A鍣ㄤ欢鍔熻兘闆�锛屾秷闄や簡鍌崇当(t菕ng)鐨勯潪鏄撳け鎬�FPGA闄愬埗