IS25LP128F-RMLE-TR 鏅�(sh铆)闁擄細2025/4/29 19:04:13 闁辫畝锛�36

IS25LP128F-RMLE-TR 鏄竴娆剧敱 ISSI锛圛ntegrated Silicon Solution, Inc.锛夌敓鐢�(ch菐n)鐨勯珮鎬ц兘銆佷綆鍔熻€� SPI Flash 瀛樺劜(ch菙)鍣�銆傝┎鑺墖閲囩敤妯�(bi膩o)婧�(zh菙n)鐨� Serial Peripheral Interface (SPI) 鍗�(xi茅)璀�锛屾敮鎸侀珮閫熸暩(sh霉)鎿�(j霉)鍌宠几鍜屽绋伐浣滄ā寮�銆傚叾瀹归噺鐐� 128Mb锛�16MB锛夛紝閬╃敤浜庨渶瑕侀珮鍙潬鎬у拰浣庡姛鑰楃殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆�
銆€銆€IS25LP128F-RMLE-TR 鎻愪緵浜嗗闆诲鑼冨湇銆佸揩閫熸摝瀵兘鍔涗互鍙婂绋繚璀�(h霉)姗�(j墨)鍒�锛岄仼鍚堝伐妤�(y猫)绱�(j铆)鍜屾秷璨�(f猫i)绱�(j铆)闆诲瓙瑷�(sh猫)鍌欍€傛澶�锛岃┎鍣ㄤ欢鍏锋湁 JEDEC 妯�(bi膩o)婧�(zh菙n)鐨� xSPI 鎸囦护闆嗗吋瀹规€�锛岃兘澶犺紩鏉鹃泦鎴愬埌鍚勭ó绯荤当(t菕ng)瑷�(sh猫)瑷�(j矛)涓�銆�

鍙冩暩(sh霉)

瀹归噺锛�128Mb (16MB)
銆€銆€鎺ュ彛椤炲瀷锛歋PI
銆€銆€宸ヤ綔闆诲锛�1.65V 鑷� 3.6V
銆€銆€鏈€澶ф檪(sh铆)閻橀牷鐜囷細104MHz (DTR 妯″紡)
銆€銆€鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼锛氶珮閬�(d谩) 426Mbps (DTR 妯″紡)
銆€銆€灏佽褰㈠紡锛歐LCSP (Wafer-Level Chip Scale Package)
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +125掳C
銆€銆€鎿﹂櫎/绶ㄧ▼鍛ㄦ湡锛氶珮閬�(d谩) 100,000 娆�
銆€銆€鏁�(sh霉)鎿�(j霉)淇濆瓨鏅�(sh铆)闁擄細瓒呴亷(gu貌) 20 骞�

鐗规€�

1. 鏀寔妯�(bi膩o)婧�(zh菙n) SPI銆侀洐 I/O 鍜屽洓 I/O 妯″紡锛屾豢瓒充笉鍚屾噳(y墨ng)鐢ㄩ渶姹�銆�
銆€銆€2. 鍏峰倷娣卞害鎺夐浕妯″紡锛圖eep Power Down锛�锛屽吀鍨嬮浕娴佸儏鐐� 1渭A锛屾湁鏁堥檷浣庡姛鑰椼€�
銆€銆€3. 闆嗘垚浜嗙‖浠跺拰杌熶欢瀵繚璀�(h霉)鍔熻兘锛岄槻姝㈡剰澶栫殑鏁�(sh霉)鎿�(j霉)绡℃敼銆�
銆€銆€4. 鏀寔 Sector銆丅lock 鍜� Whole Chip 鐨勯潏娲绘摝闄ら伕闋�(xi脿ng)銆�
銆€銆€5. 鍏�(n猫i)缃� CRC 鏍￠(y脿n)寮曟搸锛岀⒑淇濇暩(sh霉)鎿�(j霉)瀹屾暣鎬�銆�
銆€銆€6. 绗﹀悎 RoHS 妯�(bi膩o)婧�(zh菙n)锛屽苟涓旂劇(w煤)楣电礌锛岀挵(hu谩n)淇濆弸濂�銆�
銆€銆€7. 閬╃敤浜庨珮鍙潬鎬ц姹傜殑宸ユキ(y猫)銆佹苯杌婂強娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝�銆�
銆€銆€8. 瀵韩鑼冨湇鏀寔浣垮叾閬╁悎妤电鐠�(hu谩n)澧冧笅鐨勬噳(y墨ng)鐢�銆�

鎳�(y墨ng)鐢�

1. 宓屽叆寮忕郴绲�(t菕ng)涓殑浠ｇ⒓瀛樺劜(ch菙)銆�
銆€銆€2. 缍�(w菐ng)绲�(lu貌)閫氫俊瑷�(sh猫)鍌欎腑鐨勫浐浠跺瓨鍎�(ch菙)銆�
銆€銆€3. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栨帶鍒跺櫒鐨勬暩(sh霉)鎿�(j霉)瑷橀寗銆�
銆€銆€4. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝佷腑鐨勯厤缃弮鏁�(sh霉)淇濆瓨銆�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欎腑鐨勯棞(gu膩n)閸垫暩(sh霉)鎿�(j霉)鍌欎唤銆�
銆€銆€6. 鐗╄伅(li谩n)缍�(w菐ng)绲傜绡€(ji茅)榛�(di菐n)鐨勬湰鍦�?c谩i)?sh霉)鎿�(j霉)绶╁瓨銆�
銆€銆€7. 姹借粖闆诲瓙绯荤当(t菕ng)鐨勫(sh铆)鏅�(sh铆)鏃ュ織瑷橀寗銆�
銆€銆€8. 鍙┛鎴磋ō(sh猫)鍌欎腑鐨勫皬灏哄瀛樺劜(ch菙)瑙ｆ焙鏂规銆�