EP3SL200F1517I4LN 鏅傞枔锛�2025/5/10 11:00:52 闁辫畝锛�21

EP3SL200F1517I4LN 鏄� Altera锛堢従(xi脿n)鐐� Intel FPGA锛夊叕鍙告帹鍑虹殑 Stratix III 绯诲垪楂樻€ц兘 FPGA 鑺墖銆傝┎绯诲垪鑺墖涓昏闈㈠悜閫氫俊銆佷俊铏熻檿鐞�銆佸湒鍍忚檿鐞嗗拰楂樻€ц兘瑷堢畻绛夐牁(l菒ng)鍩燂紝鍏锋湁楂橀倧杓瘑搴�銆侀珮閫熸敹鐧�(f膩)鍣ㄥ拰璞愬瘜鐨� DSP 璩囨簮銆�
銆€銆€EP3SL200F1517I4LN 鎻愪緵浜嗗挤(qi谩ng)澶х殑鍙法绋嬮倧杓兘鍔涗互鍙婇潏娲荤殑 I/O 鏀寔锛岄仼鍚堢敤浜庡京(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷�銆傛鍨嬭櫉閲囩敤浜� 65nm 宸ヨ棟鍒堕€�锛屽叿鍌欒純浣庣殑鍔熻€楀拰杓冮珮鐨勬€ц兘銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�202,176
銆€銆€宓屽叆寮忓瓨鍎插櫒锛�9.8 Mb
銆€銆€DSP 妯″锛�336
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�896
銆€銆€閰嶇疆妯″紡锛氫富鍕曚覆琛� (AS) / 涓诲嫊骞惰 (AP) / 琚嫊涓茶 (PS)
銆€銆€灏佽椤炲瀷锛欶BGA
銆€銆€鏍稿績闆诲锛�1.0V
銆€銆€I/O 闆诲锛�1.5V / 1.8V / 2.5V / 3.3V
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆€銆€宸ヨ棟绡€(ji茅)榛�(di菐n)锛�65nm

鐗规€�

EP3SL200F1517I4LN 鍏峰倷浠ヤ笅椤憲鐗规€э細
銆€銆€1. 楂樺瘑搴﹂倧杓硣婧�锛岄仼鍚堝京(f霉)闆滅殑瑷�(sh猫)瑷堥渶姹�銆�
銆€銆€2. 鍏�(n猫i)缃ぇ瀹归噺瀛樺劜鍣�锛岃兘澶犳敮鎸佸绋暩(sh霉)鎿�(j霉)绶╁瓨鍜岀珐娌栨噳(y墨ng)鐢�銆�
銆€銆€3. DSP 妯″鏁�(sh霉)閲忓厖瓒筹紝閬╃敤浜庨珮鎬ц兘鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€4. 鏀寔澶氱ó楂橀€熸帴鍙ｆ(bi膩o)婧�(zh菙n)锛屽寘鎷� PCI Express銆佸崈鍏嗕互澶恫(w菐ng)绛�銆�
銆€銆€5. 鎻愪緵闈堟椿鐨勯厤缃伕闋�锛屼究浜庝笉鍚屾噳(y墨ng)鐢ㄥ牬鏅笅鐨勪娇鐢�銆�
銆€銆€6. 鍔熻€楀劒(y艒u)鍖栬ō(sh猫)瑷�锛屽吋椤ф€ц兘鑸囨晥鐜�銆�
銆€銆€7. 鏀寔 JTAG 閭婄晫鎺冩弿娓│锛屾柟渚胯(di脿o)瑭﹀拰鐢熺敘(ch菐n)娓│銆�

鎳�(y墨ng)鐢�

EP3SL200F1517I4LN 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)涓殑淇¤櫉铏曠悊妯″銆�
銆€銆€2. 瑕栭牷鍜屽湒鍍忚檿鐞嗭細鍖呮嫭瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓寮�(qi谩ng)绛夊姛鑳�銆�
銆€銆€3. 楂樻€ц兘瑷堢畻锛氱敤浜庡姞閫熺瀛�(xu茅)瑷堢畻銆佹暩(sh霉)鎿�(j霉)鍒嗘瀽绛変换鍕�(w霉)銆�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細渚嬪瓒呰伈娉㈣ō(sh猫)鍌欎腑鐨勪俊铏熻檿鐞嗛儴鍒�銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)寰�(f霉)闆滅殑鎺у埗绠楁硶鍜屽鏅傛暩(sh霉)鎿�(j霉)铏曠悊銆�
銆€銆€6. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細濡傞珮绔’绀鸿ō(sh猫)鍌欎腑鐨勫湒褰㈣檿鐞嗗柈鍏�銆�