EP1S30F780C5N 鏅傞枔锛�2023/7/28 11:47:07 闁辫畝锛�539

鐢�(ch菐n)鍝佹杩�

鐢�(ch菐n)鍝佸瀷铏�	EP1S30F780C5N
鎻忚堪	闆嗘垚闆昏矾FPGA 597 I / O 780FBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)
鍒堕€犲晢	鑻辩壒鐖�
绯诲垪	Stratix?
鎵撳寘	鎵樼洡
闆朵欢鐙€鎱�(t脿i)	閬庢檪鐨�
闆诲-闆绘簮	1.425V-1.575V
宸ヤ綔婧害	0掳C-85掳C(TJ)
鍖呰/绠�	780-BBGA锛孎(xi脿n)CBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘瑁�	780-FBGA(29x29)
鍩烘湰闆朵欢铏�	EP1S30

鐢�(ch菐n)鍝佸湒鐗�

EP1S30F780C5N

瑕�(gu墨)鏍煎弮鏁�(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
绗﹀悎REACH	鏄�
绗﹀悎姝愮洘RoHS	鏄�
鐙€鎱�(t脿i)	杞�(zhu菐n)鍏�
JESD-30浠ｇ⒓	S-PBGA-B780
JESD-609浠ｇ⒓	1铏�
绺絉AM浣�	3317184
CLB鏁�(sh霉)閲�	3819.0
杓稿叆鏁�(sh霉)閲�	726.0
閭忚集鍠厓鏁�(sh霉)	32470.0
杓稿嚭鏁�(sh霉)閲�	726.0
绔瓙鏁�(sh霉)	780
鏈€浣庡伐浣滄韩搴�	0鈩�
鏈€楂樺伐浣滄韩搴�	85鈩�
绲勭箶	3819 CLBS
宄板€煎洖娴佹韩搴�(鈩�)	245
闆绘簮	1.5,1.5 / 3.3
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
搴ч珮	3.5姣背
瀛愰鍒�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
闆绘簮闆诲妯�(bi膩o)绋�	1.5浼�
鏈€灏忎緵闆婚浕澹�	1.425浼�
鏈€澶ч浕婧愰浕澹�	1.575浼�
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
婧害绛夌礆	鍟嗘キ(y猫)鎿�(ku貌)灞�
绲傜瀹屾垚	閷妧閵�
绲傜琛ㄦ牸	鐞�
绔瓙闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅傞枔@宄板€煎洖娴佹韩搴︽渶澶у€�(绉�)	40
闀峰害	29.0姣背
瀵害	29.0姣背
鍖呰涓婚珨鏉愭枡	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰浠ｇ⒓	BGA
鍖呰绛夋晥浠ｇ⒓	BGA780,28X28,40
鍖呰褰㈢媭	寤ｅ牬
鍖呰褰㈠紡	缍�(w菐ng)鏍奸櫍鍒�
鍒堕€犲晢鍖呰瑾槑	29 X 29 MM锛�1 MM闁撹窛锛岀劇閴�锛孎(xi脿n)BGA-780

鐠�(hu谩n)澧冭垏鍑哄彛鍒嗛

鐒￠墰鐙€鎱�(t脿i)	鐒￠墰
姘村垎鏁忔劅鎬ф按骞�(MSL)	3(168灏忔檪)

鐗归粸

10,570鑷�79,040 LE
鏀寔閬�(yu菐n)绋嬮厤缃洿鏂�
鏀寔澶氱ó鍠鍜屽樊鍒咺 / O妯�(bi膩o)婧�(zh菙n)
灏峀VDS鐨勫樊鍒嗙墖涓婂尮閰嶆敮鎸�
鍦�-5閫熷害绛夌礆鐨勮ō(sh猫)鍌欎腑鏀寔133 MHz PCI-X 1.0
鍦�-6鍜屾洿楂橀€熷害绛夌礆鐨勮ō(sh猫)鍌欎腑鏀寔100 MHz PCI-X 1.0
鍦�-7閫熺礆瑷�(sh猫)鍌欎腑鏀寔66-MHz PCI-X 1.0
澶氶仈(d谩)16鍊嬪叏灞€鏅傞悩锛屾瘡鍊嬭ō(sh猫)鍌欏崁(q奴)鍩熷叿鏈�22鍊嬫檪閻樿硣婧�
澶氶仈(d谩)7,427,520鍊婻AM浣�(928,440瀛楃瘈(ji茅))鍙敤锛岃€屼笉娓涘皯閭忚集璩囨簮
TriMatrixTM瀛樺劜鍣�锛岀敱涓夌óRAM濉婂ぇ灏忕祫鎴�锛屼互瀵︾従(xi脿n)鐪熸鐨勯洐绔彛瀛樺劜鍣ㄥ拰鍏堥€�(j矛n)鍏堝嚭(FIFO)绶╂矕鍗€(q奴)
楂橀€烡SP妯″鎻愪緵涔樻硶鍣�(蹇簬300 MHz)锛屼箻娉曠疮鍔犲姛鑳藉拰鏈夐檺鑴堟矕闊挎噳(y墨ng)(FIR)婵炬尝鍣ㄧ殑灏堢敤瀵︾従(xi脿n)
姣忓€嬭ō(sh猫)鍌欏閬�(d谩)12鍊婸LL(鍥涘€嬪寮峰瀷PLL鍜屽叓鍊嬪揩閫烶LL)鍙彁渚涙摯(ku貌)闋�锛屽彲绶ㄧ▼甯跺锛屾檪閻樺垏鎻�锛屽鏅侾LL 閲嶉厤缃互鍙婇珮绱氫箻娉曞拰鐩哥Щ
鍦ㄥ閬�(d谩)116鍊嬮€氶亾涓婃敮鎸侀珮閫熷樊鍒咺 / O锛屽叾涓閬�(d谩)80鍊嬮€氶亾閲濆皪840鍏嗘瘮鐗�(Mbps)閫�(j矛n)琛屼簡鍎�(y艒u)鍖�
鏀寔66-MHz鐨凱CI(64浣嶅拰32浣�)鍦�-6鍜屾洿蹇殑閫熷害绱氳缃紝33-MHz鐨凱CI(64浣嶅拰32浣�)鐨勬敮鎸佸湪-8鍜屾洿蹇殑閫熷害绱氬櫒浠�
鏀寔AlteraMegaCore? 鍔熻兘鍜孉ltera Megafunction Partners Program(AMPPSM)瀹忓姛鑳戒腑鐨勫鍊嬬煡璀樼敘(ch菐n)娆�(qu谩n)瀹忓姛鑳�
鏀寔楂橀€熺恫(w菐ng)绲�(lu貌)鍜岄€氫俊绺界窔妯�(bi膩o)婧�(zh菙n)锛屽寘鎷琑apidIO锛孶TOPIA IV锛孋SIX锛孒yperTransportTM 鎶€琛�(sh霉)锛�10G浠ュお缍�(w菐ng)XSBI锛孲PI-4 2鏈�(POS-PHY 4绱�)鍜孲FI-4
鏀寔楂橀€熷閮ㄥ瓨鍎插櫒锛屽寘鎷浂绺界窔鍛ㄨ綁(zhu菐n)(ZBT)SRAM锛屽洓鏁�(sh霉)鎿�(j霉)閫熺巼(QDR鍜孮DRII)SRAM锛岄洐鏁�(sh霉)鎿�(j霉)閫熺巼(DDR)SDRAM锛孌DR蹇€熷懆鏈烺AM(FCRAM)鍜屽柈鏁�(sh霉)鎿�(j霉)閫熺巼(SDR) )SDRAM