3D IC鐢㈡キ(y猫)閺堜緷鍒剁▼鍙鐣ュ崁(q奴)鍒嗘垚3澶ф妧琛撲富杌�锛屽垎鍒ユ槸鍓嶆(Front-end)銆佷腑娈�(Middle-end)鍙婂悗娈�(Backend)銆�
3D IC鐢㈡キ(y猫)閺堜緷鍒剁▼鍙鐣ュ崁(q奴)鍒嗘垚3澶ф妧琛撲富杌革紝鍒嗗垾鏄墠娈�(Front-end)銆佷腑娈�(Middle-end)鍙婂悗娈�(Backend)銆傚墠娈靛埗绋嬫兜钃嬭姱鐗囧墠娈�CMOS鍒剁▼銆佹櫠鍦撶┛瀛�銆佺禃绶ｅ堡(Isolation)銆侀妳鎴栭帰闆婚崓(Plating)锛岀敱鏅跺湏寤犺矤璨�銆傜偤浜嗘棩鍚庤姱鐗囧爢鐤婇渶姹�锛孴SV鑺墖蹇呴爤缍撻亷鏅跺湏鐮旂（钖勫寲(Wafer Thinning)銆佸竷绶�(RDL)銆佹櫠鍦撳嚫濉婄瓑鍒剁▼锛岀ū涔嬬偤涓锛屽彲鐢辨櫠鍦撳粻鎴栧皝娓粻璨犺铂銆�
鍚庢鍓囨槸灏佽娓│鍒剁▼锛屽寘鎷櫠鍦撳垏鍓�銆佽姱鐗囧爢鐤�銆佽鏅躲�佽鏅跺挤鍖�(Underfill)銆侀珮鍒嗗瓙灏佹ā(Molding)銆侀浄灏勫嵃纰肩瓑銆� 鍦ㄨ姱鐗囧爢鐤婃妧琛撲腑锛屾湁鏅跺湏-鏅跺湏鍫嗙枈(Wafer-to-Wafer Stacking)銆佽姱鐗�-鏅跺湏鍫嗙枈(Die-to-Wafer Stacking)銆佽姱鐗�-鑺墖鍫嗙枈(Die-to-Die Stacking)绛�3绋�銆傞�忛亷钖勫寲TSV鑺墖鍫嗙枈灏囧彲鍏呭垎鍒╃敤鍘氬害鏂瑰悜鍎�(y艒u)鍕�锛屽鐝�(xi脿n)楂樺偝杓搁�熷害銆佽姱鐗囩礆寰瀷鍖栧皝瑁�锛屾豢瓒冲彲鏀滃紡闆诲瓙鐢㈠搧杓�銆佽杽瓒ㄥ嫝銆�
缍韩闆诲瓙閫�锛岄浕瀛愮煡璀�锛屼竴鏌ョ櫨閫�锛�
宸叉敹閷勮姊�160882鍊�
