鏅傞枔锛�2025/4/29 16:37:22
闁辫畝锛�25
XQ6VLX240T-1FFG1156I 鏄竴娆鹃珮鎬ц兘鐨� FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛夎姱鐗�锛岀敱 Xilinx 鍏徃鐢熺敘(ch菐n)銆傝┎鍨嬭櫉灞簬 Virtex-6 绯诲垪锛岄噰鐢ㄥ厛閫茬殑 40nm 宸ヨ棟鍒堕�狅紝閬╃敤浜庨珮寰╅洔搴﹀拰楂樿▓绠楅渶姹傜殑鎳夌敤鍫存櫙銆傞�欐 FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婂祵鍏ュ紡瀛樺劜鍣ㄥ锛岄仼鍚堜簬閫氫俊銆佷俊铏熻檿鐞嗐�佸湒鍍忚檿鐞嗙瓑闋�(l菒ng)鍩熺殑瑷�(sh猫)瑷�銆�
銆�銆�姝ゅ櫒浠舵敮鎸佸绋厤缃ā寮�锛屽寘鎷緸 Flash 鍟熷嫊銆丣TAG 绶ㄧ▼浠ュ強涓�/寰� SPI 閰嶇疆绛�銆傛澶栵紝瀹冮倓鍏锋湁浣庡姛鑰楁ā寮忓拰鍕曟厠(t脿i)鍔熻�楃鐞嗗姛鑳�锛岃兘澶犳湁鏁堝劒(y艒u)鍖栫郴绲�(t菕ng)鐨勬暣楂旇兘鑰楄〃鐝�(xi脿n)銆�
閭忚集鍠厓锛�76800
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃�
銆�銆�I/O 鏁�(sh霉)閲忥細532
銆�銆�鏅傞悩璩囨簮锛氬閬� 8 鍊� PLL
銆�銆�闆绘簮闆诲锛�0.9V 鏍稿績锛�1.0V 杓斿姪锛�1.8V I/O
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�灏佽椤炲瀷锛欶FG1156
XQ6VLX240T-1FFG1156I 鎻愪緵寮峰ぇ鐨勬�ц兘鑸囬潏娲绘��锛屽叿鍌欎互涓嬩富瑕佺壒榛烇細
銆�銆�1. 澶ц(gu墨)妯￠倧杓閲忥紝婊胯冻寰╅洔绠楁硶瀵︾従(xi脿n)鐨勯渶姹�銆�
銆�銆�2. 鏀寔楂橀仈 6.5Gb/s 鐨� GTH 鏀剁櫦(f膩)鍣�锛岄仼鐢ㄤ簬楂橀�熸暩(sh霉)鎿�(j霉)鍌宠几鎳夌敤銆�
銆�銆�3. 鍏�(n猫i)宓� Block RAM 鍜� Distributed RAM锛岀敤浜庣珐瀛樺拰鏁�(sh霉)鎿�(j霉)铏曠悊銆�
銆�銆�4. 宓屽叆寮� DSP Slice锛屽彲浠ュ姞閫熸暩(sh霉)瀛搁亱绠楀涔樻硶绱姞鎿嶄綔銆�
銆�銆�5. 鍙�氶亷閮ㄥ垎閲嶉厤缃妧琛�(sh霉)锛屽湪閬嬭鏅傛洿鏀� FPGA 鐨勬煇浜涘崁(q奴)鍩熻�屼笉褰遍熆鍏朵粬閮ㄥ垎銆�
銆�銆�6. 鎻愪緵鍏ㄩ潰鐨勫畨鍏ㄥ姛鑳�锛屽寘鎷� AES 鍔犲瘑鍜� HMAC 瑾嶈瓑锛岀⒑淇� IP 鍜屾暩(sh霉)鎿�(j霉)淇濊銆�
銆�銆�7. 闆嗘垚 PCI Express Endpoint 妯″锛屾柟渚块�ｆ帴鑷充富姗熺郴绲�(t菕ng)銆�
XQ6VLX240T-1FFG1156I 寤ｆ硾鎳夌敤浜庡鍊嬮牁(l菒ng)鍩燂細
銆�銆�1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�锛屼緥濡傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆�銆�2. 瑕栭牷鍜屽湒鍍忚檿鐞�锛屽寘鎷鏅傝闋荤法纰艰В纰笺�佽▓绠楁瑕栬绠楁硶鍔犻��銆�
銆�銆�3. 娓│娓噺瑷�(sh猫)鍌�锛屽楂橀�熸暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)鍜屼俊铏熺敓鎴愬櫒銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欙紝鏀寔寰╅洔鐨勫湒鍍忛噸寤虹畻娉�銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒�锛屾彁渚涘揩閫熼熆鎳夋檪闁撳拰楂樼簿搴﹂亱鍕曟帶鍒�銆�
銆�銆�6. 楂樻�ц兘瑷堢畻骞宠嚭锛岀敤浣滃崝(xi茅)铏曠悊鍣ㄦ垨?q奴)锛崇硿瀣庨構類板?/p>
XQ6VLX130T-1FFG676I
銆�銆�XQ6SLX150T-2FGG676I
