XCZU6CG-2FFVC900I4895 鏅傞枔锛�2025/5/9 18:14:01 闁辫畝锛�21

XCZU6CG-2FFVC900I4895 鏄竴娆惧熀浜� Xilinx Zynq UltraScale+ MPSoC 绯诲垪鐨勯珮绔� FPGA 鑺墖銆傝┎绯诲垪鑺墖闆嗘垚浜嗗彲绶ㄧ▼閭忚集銆丄RM Cortex-A53 铏曠悊鍣ㄥ拰瀵�(sh铆)鏅傝檿鐞嗗櫒鏍革紝閬╃敤浜庨渶瑕侀珮鎬ц兘瑷�(j矛)绠楀拰闈堟椿纭欢鍔犻€熺殑鎳�(y墨ng)鐢ㄥ牬鏅�銆傛鍨嬭櫉鏀寔澶氱ó鎺ュ彛妯�(bi膩o)婧�(zh菙n)锛屽寘鎷� PCIe銆乁SB銆佷互澶恫(w菐ng)绛�锛屽苟鍏峰倷浣庡姛鑰楃壒鎬э紝閬╁悎宓屽叆寮忕郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)銆�
銆€銆€瑭插櫒浠堕噰鐢� 16nm FinFET 宸ヨ棟鍒堕€�锛屽叿鏈夐珮瀵嗗害閭忚集鍠厓鍜� DSP 妯″锛岃兘澶犳豢瓒冲京(f霉)闆滀俊铏熻檿鐞嗛渶姹傘€傚叾寮�(qi谩ng)澶х殑 ARM 铏曠悊鍣ㄥ瓙绯荤当(t菕ng)浣垮緱瀹冨湪閭婄罚瑷�(j矛)绠�銆佸伐妤�(y猫)鑷嫊鍖�銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂界瓑闋�(l菒ng)鍩熶腑琛ㄧ従(xi脿n)鍑鸿壊銆�

鍙冩暩(sh霉)

宸ヨ棟锛�16nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 432K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細4800
銆€銆€RAM 璩囨簮锛圔lock RAM锛夛細绱� 27Mb
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 316 鍊�
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽椤炲瀷锛欶FVC900
銆€銆€鏅傞悩闋荤巼锛氭渶楂樺彲閬�(d谩) 500MHz
銆€銆€鍔熻€楋細鍏稿瀷鍊肩磩 5W锛堣鍏烽珨鎳�(y墨ng)鐢ㄨ€屽畾锛�

鐗规€�

XCZU6CG-2FFVC900I4895 鎻愪緵浜嗛珮搴﹂泦鎴愮殑鍔熻兘锛屽寘鍚洐鏍� ARM Cortex-A53 鎳�(y墨ng)鐢ㄨ檿鐞嗗櫒鍜岄洐鏍� ARM Cortex-R5 瀵�(sh铆)鏅傝檿鐞嗗櫒锛屼娇鍏惰兘澶犲悓鏅傞亱(y霉n)琛屽(sh铆)鏅傛帶鍒朵换鍕�(w霉)鍜屽京(f霉)闆滅殑鎿嶄綔绯荤当(t菕ng)锛堝 Linux锛�銆�
銆€銆€姝ゅ锛岃┎鑺墖閭勬敮鎸佸绋珮绱氱壒鎬э紝渚嬪锛�
銆€銆€- 澧炲挤(qi谩ng)鍨嬪瓨鍎插櫒鎺у埗鍣�锛屾敮鎸� DDR4 鍜� LPDDR4 鍏�(n猫i)瀛�
銆€銆€- 楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛岄€熺巼楂橀仈(d谩) 32.75Gbps
銆€銆€- 瀹夊叏鍟熷嫊鍔熻兘锛岄槻姝㈡湭缍�(j墨ng)鎺堟瑠(qu谩n)鐨勫浐浠跺姞杓�
銆€銆€- 鏀寔瑕栭牷绶ㄨВ纰煎姞閫�锛岄仼閰嶅濯掗珨鎳�(y墨ng)鐢�
銆€銆€鍏惰睈瀵岀殑澶栬ō(sh猫)鎺ュ彛鍜岄潏娲荤殑纭欢閰嶇疆鑳藉姏浣垮畠鎴愮偤鍚勭ó楂樻€ц兘宓屽叆寮忕郴绲�(t菕ng)鐨勭悊鎯抽伕鎿�銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€- 宸ユキ(y猫)鐗╄伅(li谩n)缍�(w菐ng) (IIoT)锛氱敤浜庢櫤鑳藉伐寤犱腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦銆佸垎鏋愯垏鎺у埗
銆€銆€- 閫氫俊瑷�(sh猫)鍌欙細濡� 5G 灏忓熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)
銆€銆€- 瑕栭牷铏曠悊锛氳闋荤洠(ji膩n)鎺�銆佸湒鍍忚瓨鍒�銆佹(j墨)鍣ㄨ瑕�
銆€銆€- 閭婄罚瑷�(j矛)绠楋細鎻愪緵鏈湴鍖栨暩(sh霉)鎿�(j霉)铏曠悊鍜屼汉宸ユ櫤鑳芥帹鐞�
銆€銆€- 姹借粖闆诲瓙锛欰DAS锛堥珮绱氶椐涜紨鍔╃郴绲�(t菕ng)锛変互鍙婅粖杓変俊鎭妯傜郴绲�(t菕ng)
銆€銆€鎲戝€熷叾鍗撹秺鐨勬€ц兘鍜岄潏娲绘€�锛孹CZU6CG-2FFVC900I4895 鎴愮偤鐪惧楂樼鎳�(y墨ng)鐢ㄧ殑鏍稿績绲勪欢銆�