鏅傞枔锛�2025/4/28 9:24:25
闁辫畝锛�31
XCZU3CG-2SFVA625I 鏄竴娆惧熀浜� Xilinx UltraScale+ 绯诲垪鐨勯珮绔� FPGA 鑺墖銆傝┎鑺墖閲囩敤 16nm 鍒剁▼宸ヨ棟锛屽皥鐐洪珮鎬ц兘瑷堢畻銆佺恫(w菐ng)绲¤檿鐞嗗拰宓屽叆寮忚瑕虹瓑鎳夌敤鑰岃ō瑷�銆傚畠鍏锋湁寮峰ぇ鐨勯倧杓硣婧愩�佽睈瀵岀殑 DSP 妯″浠ュ強楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屽彲婊胯冻寰╅洔绯荤当(t菕ng)灏嶉珮甯跺鍜屼綆寤堕伈鐨勯渶姹傘��
銆�銆�XCZU3CG 灞簬 Zynq UltraScale+ MPSoC 绯诲垪锛岄泦鎴愪簡 ARM Cortex-A53 铏曠悊鍣ㄥ収(n猫i)鏍�锛屾敮鎸佸鏅傝檿鐞嗚垏纭欢鍔犻�熺殑绲愬悎銆傞�欑ó鏋舵闈炲父閬╁悎闇�瑕侀潏娲昏▓绠楄兘鍔涚殑鎳夌敤鍫存櫙銆�
灏佽锛歋FVA625
銆�銆�閫熷害绛夌礆锛�-2
銆�銆�I/O 鏁�(sh霉)閲忥細绱� 184 鍊�
銆�銆�FPGA 閭忚集鍠厓锛氱磩 57K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細绱� 2200
銆�銆�瀛樺劜鍣細鐗囦笂 RAM 鐐� 2.9MB
銆�銆�鏅傞悩闋荤巼锛氶珮閬� 600MHz
銆�銆�宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +85掳C锛�
銆�銆�鍔熻�楋細鍏稿瀷鍕曟厠(t脿i)鍔熻�楃磩鐐� 10W
閫欐 FPGA 鍏锋湁浠ヤ笅椤憲鐗规�э細
銆�銆�1. 楂樻�ц兘鏋舵锛氶噰鐢� UltraScale+ 鎶�琛�锛屾彁渚涙洿楂樼殑鎬ц兘鍜屾洿鍎�(y艒u)鐨勫姛鑰楄〃鐝�(xi脿n)銆�
銆�銆�2. 闆嗘垚铏曠悊鍣細鍖呭惈闆欐牳 ARM Cortex-A53 铏曠悊鍣紝鏀寔 Linux 鎿嶄綔绯荤当(t菕ng)閬嬭銆�
銆�銆�3. 璞愬瘜澶栬ō锛氶泦鎴� PCIe Gen3銆乁SB 2.0 鍜� Gigabit Ethernet 绛夋帶鍒跺櫒銆�
銆�銆�4. 瀹夊叏鎬у寮凤細鍏峰倷鍔犲瘑寮曟搸鍜屽畨鍏ㄥ紩灏庡姛鑳�锛屼繚璀风煡璀樼敘(ch菐n)娆婂拰鏁�(sh霉)鎿�(j霉)瀹屾暣鎬�銆�
銆�銆�5. 鏀寔澶氱ó鎺ュ彛妯欐簴锛氬 LPDDR4銆丵SPI 鍜� I2C锛岄仼鍚堝鍗�(xi茅)璀伴�氫俊鐠�(hu谩n)澧�銆�
銆�銆�6. 鏄撶敤闁嬬櫦(f膩)宸ュ叿锛氶厤濂� Vivado 瑷▓濂椾欢鍜� SDK锛岀啊鍖栭枊鐧�(f膩)娴佺▼銆�
XCZU3CG-2SFVA625I 寤ｆ硾鎳夌敤浜庡鍊嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬鐒＄窔鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑淇¤櫉铏曠悊銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬閬嬪嫊鎺у埗銆佹鍣ㄤ汉瑕栬鍜屽鏅傛暩(sh霉)鎿�(j霉)閲囬泦銆�
銆�銆�3. 閱�(y墨)鐧傛垚鍍忥細鏀寔楂樺垎杈ㄧ巼鍦栧儚铏曠悊鍜岃ê鏂疯ō鍌欓枊鐧�(f膩)銆�
銆�銆�4. 姹借粖闆诲瓙锛氳紨鍔╅椐涚郴绲�(t菕ng)鍜屼俊鎭妯傜郴绲�(t菕ng)鐨勭‖浠跺姞閫�銆�
銆�銆�5. 宓屽叆寮忚▓绠楋細浣滅偤鏍稿績铏曠悊鍣ㄥ煼(zh铆)琛屽京闆滅畻娉曞拰浠诲嫏瑾�(di脿o)搴�銆�
銆�銆�6. 鏁�(sh霉)鎿�(j霉)涓績锛氭彁渚涢珮鏁堢殑鏁�(sh霉)鎿�(j霉)娴佺鐞嗗拰鍔犻�熷姛鑳姐��
XCZU3EG-2SFVA625I, XCZU4EV-2FFVG1517E
