鏅傞枔锛�2025/5/8 15:27:50
闁辫畝锛�25
XCZU2EG-1SBVA484E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Zynq UltraScale+ MPSoC 绯诲垪涓殑涓�鍊嬪瀷铏�锛屽爆浜庨珮绔浕瀛愯姱鐗囥�傝┎绯诲垪铻嶅悎浜� ARM 铏曠悊鍣ㄨ垏 FPGA 鐨勫劒(y艒u)鍕�锛屾彁渚涢珮鎬ц兘瑷堢畻鑳藉姏銆佸鏅傝檿鐞嗚兘鍔涘拰闈堟椿鐨勫彲绶ㄧ▼閭忚集璩囨簮銆俋CZU2EG 闆嗘垚浜嗛洐鏍� ARM Cortex-A53 铏曠悊鍣ㄥ拰鍠牳 ARM Cortex-R5 瀵︽檪铏曠悊鍣�锛岄仼鐢ㄤ簬闇�瑕侀珮闆嗘垚搴﹀拰楂樻�ц兘鐨勬噳鐢ㄥ牬鏅��
銆�銆�姝よ姱鐗囧唬娉涙噳鐢ㄤ簬宓屽叆寮忚瑕�銆佸伐妤�(y猫)鑷嫊鍖�銆侀�氫俊鍩虹瑷柦浠ュ強鑸┖鑸ぉ绛夐牁鍩熴��
宸ヨ棟锛�16nm FinFET
銆�銆�鍏ф牳锛氶洐鏍� ARM Cortex-A53 + 鍠牳 ARM Cortex-R5
銆�銆�FPGA 鏋舵锛歎ltraScale+
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 44.4K
銆�銆�RAM 璩囨簮锛氱磩 2.9Mbit
銆�銆�DSP Slice 鏁�(sh霉)閲忥細绱� 2240
銆�銆�I/O 寮曡叧鏁�(sh霉)閲忥細484
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欶FG1517
XCZU2EG-1SBVA484E 鎻愪緵浜嗗挤澶х殑鐣版瑷堢畻鏋舵锛岀祼鍚堜簡纭寲鐨勮檿鐞嗗櫒绯荤当(t菕ng) (PS) 鍜屽彲绶ㄧ▼閭忚集 (PL)銆傚叾涓昏鐗规�у寘鎷細
銆�銆�1. 楂樻�ц兘闆欐牳 ARM Cortex-A53 铏曠悊鍣�锛屾敮鎸� Linux 鎿嶄綔绯荤当(t菕ng)閬嬭锛岄仼鐢ㄤ簬寰╅洔绠楁硶鍜屾暩(sh霉)鎿�(j霉)绠＄悊浠诲嫏銆�
銆�銆�2. 鍠牳 ARM Cortex-R5 瀵︽檪铏曠悊鍣�锛岄仼鍚堢敤浜庡鏅傛帶鍒朵换鍕�銆�
銆�銆�3. 閰嶅倷浜嗚睈瀵岀殑澶栬ō鎺ュ彛锛屽 PCIe銆乁SB銆丼ATA 鍜屽崈鍏嗕互澶恫(w菐ng)绛�锛屾敮鎸佸鍗�(xi茅)璀伴�氫俊銆�
銆�銆�4. 鍏х疆鍔犲瘑寮曟搸鍜屽畨鍏ㄥ暉鍕曞姛鑳�锛屼繚闅滅郴绲�(t菕ng)鐨勫畨鍏ㄦ�с��
銆�銆�5. 鏀寔 DDR4 鍜� LPDDR4 瀛樺劜鍣ㄦ帴鍙�锛屾彁渚涢珮閫熸暩(sh霉)鎿�(j霉)鍌宠几鑳藉姏銆�
銆�銆�6. 鍙法绋嬮倧杓儴鍒嗗熀浜� UltraScale+ FPGA 鏋舵锛屽叿鏈夐珮瀵嗗害閭忚集鍠厓鍜� DSP Slice锛岄仼鐢ㄤ簬鑷畾缇╃‖浠跺姞閫熶换鍕欍��
XCZU2EG-1SBVA484E 寤ｆ硾鎳夌敤浜庡鍊嬮牁鍩�锛屼富瑕佸寘鎷細
銆�銆�1. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛氱敤浜庡湒鍍忚檿鐞�銆佽▓绠楁瑕栬鍜屾繁搴﹀缈掓帹鐞�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)寰╅洔鐨勫伐妤�(y猫)鎺у埗鍜屾鍣ㄤ汉鎶�琛�銆�
銆�銆�3. 閫氫俊鍩虹瑷柦锛氭敮鎸佷笅涓�浠ｇ劇绶氶�氫俊妯欐簴锛屽 5G NR銆�
銆�銆�4. 鑸┖鑸ぉ鑸囧湅闃诧細婊胯冻鍤磋嫑鐠�(hu谩n)澧冧笅鐨勯珮鎬ц兘瑷堢畻闇�姹�銆�
銆�銆�5. 閱�(y墨)鐧傝ō鍌欙細鐢ㄤ簬楂樼礆瑷烘柗鎴愬儚鍜屽鏅傜洠(ji膩n)鎺х郴绲�(t菕ng)銆�
XCZU3EG-1SFVC784E
銆�銆�XCZU4EV-1FFVG1517E
銆�銆�XCZU7EV-2FFVC1156E
