鏅傞枔锛�2025/4/27 13:57:49
闁辫畝锛�30
XCZU2CG-1SBVA484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨勪竴娆惧熀浜� UltraScale+ 鏋舵(g貌u)鐨� FPGA 鑺墖锛屽爆浜� Zynq UltraScale+ MPSoC 绯诲垪銆傝┎绯诲垪鑺墖闆嗘垚浜� ARM 铏曠悊鍣�銆佸彲绶ㄧ▼閭忚集鍜岄珮鎬ц兘淇¤櫉铏曠悊鍠厓锛岄仼鍚堟噳鐢ㄤ簬宓屽叆寮忚瑕恒�佸伐妤�(y猫)鐗╄伅(li谩n)缍�(w菐ng)銆�5G 閫氫俊銆佹苯杌婇浕瀛愪互鍙婇倞绶ｈ▓绠楃瓑闋樺煙銆�
銆�銆�XCZU2CG 鐗堟湰涓昏闈㈠悜涓鎬ц兘闇�姹傜殑鎳夌敤鍫存櫙锛屽叿鏈夎純楂樼殑鎬у児姣�锛屽悓鏅傛敮鎸佸绋帴鍙ｆ婧栧拰鍗�(xi茅)璀�銆�
灏佽锛欶GPA484
銆�銆�宸ヨ棟鍒剁▼锛�16nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 43K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細780
銆�銆�Block RAM 瀹归噺锛氱磩 13.7Mb
銆�銆�瀛樺劜鍣ㄦ帴鍙ｏ細鏀寔 DDR4/LPDDR4
銆�銆�铏曠悊鍣細闆欐牳 ARM Cortex-A53 + 鍠牳 ARM Cortex-R5
銆�銆�瑕栭牷铏曠悊鍠厓锛氭敮鎸�
銆�銆�PCIe Gen3锛氭敮鎸�
銆�銆�鏀剁櫦(f膩)鍣ㄩ�熺巼锛氭渶楂橀仈 25Gbps
XCZU2CG-1SBVA484I 鐨勪富瑕佺壒鎬у寘鎷珮鎬ц兘鐨� ARM 铏曠悊鍣ㄥ瓙绯荤当(t菕ng)锛岃兘澶�?q奴)宕縁(xi脿n)纭欢鍔犻�熺殑浠诲嫏鍗歌級锛岄檷浣庝富 CPU 鐨勮矤杓�銆傚悓鏅�锛岃姱鐗囧収(n猫i)閮ㄩ泦鎴愮殑鍙法绋嬮倧杓崁(q奴)鍩熷彲浠ラ潏娲诲畾鍒朵互婊胯冻鐗瑰畾鎳夌敤鐨勯渶姹�銆�
銆�銆�姝ゅ锛岃┎鑺墖閭勬彁渚涗簡璞愬瘜鐨勫瑷帴鍙�锛屽 PCIe銆乁SB銆丼ATA 鍜屽崈鍏嗕互澶恫(w菐ng)绛�锛屽苟涓旀敮鎸佸绋富娴佹搷浣滅郴绲�(t菕ng)锛圠inux銆丗reeRTOS锛�銆傚湪鍔熻�楃鐞嗘柟闈�锛孹CZU2CG 閫氶亷鍕曟厠(t脿i)闆绘簮鍩熸帶鍒舵妧琛�(sh霉)瀵︾従(xi脿n)浜嗚純浣庣殑宸ヤ綔鍔熻�楋紝闈炲父閬╁悎灏嶈兘鏁堟瘮鏈夎純楂樿姹傜殑鎳夌敤鍫存櫙銆�
銆�銆�瀹夊叏鎬т篃鏄�欐鑺墖鐨勪竴澶т寒榛�锛屽畠鏀寔鍔犲瘑寮曞皫銆佸畨鍏ㄥ暉鍕曚互鍙婄‖浠朵俊浠绘牴鍔熻兘锛岀⒑淇濈郴绲�(t菕ng)鐨勫畬鏁存�у拰姗熷瘑鎬�銆�
XCZU2CG-1SBVA484I 寤ｆ硾鎳夌敤浜庨渶瑕侀珮闆嗘垚搴﹀拰闈堟椿鎬х殑闋樺煙锛屼緥濡傦細
銆�銆�1. 宓屽叆寮忚瑕虹郴绲�(t菕ng) - 鐢ㄤ簬宸ユキ(y猫)鐩告銆侀啱(y墨)鐧傛垚鍍忚ō鍌欐垨鐒′汉姗熻瑕鸿檿鐞嗘ā濉�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖� - 鎻愪緵瀵︽檪鎺у埗鍜屾暩(sh霉)鎿�(j霉)閲囬泦鑳藉姏銆�
銆�銆�3. 姹借粖闆诲瓙 - 鏀寔楂樼礆椐曢杓斿姪绯荤当(t菕ng) (ADAS) 鍜岃粖杓変俊鎭妯傜郴绲�(t菕ng)銆�
銆�銆�4. 閫氫俊鍩虹瑷柦 - 鍖呮嫭灏忓瀷铚傜鍩虹珯銆佸洖鍌崇恫(w菐ng)绲＄瘈(ji茅)榛炰互鍙婇倞绶ｈ▓绠楁湇鍕欏櫒銆�
銆�銆�5. 娑堣不椤為浕瀛愮敘(ch菐n)鍝� - 濡傞珮绔櫤鑳藉灞呮帶鍒跺櫒鎴栬櫅鎿従(xi脿n)瀵﹁ō鍌�銆�
XCZU3EG-1SFVC769I
銆�銆�XCZU4EV-1FFVG1156E
銆�銆�XCZU7EV-2FFVF1156E
