XCZU15EG-L2FFVB1156I 鏅傞枔锛�2025/5/12 10:04:05 闁辫畝锛�24

XCZU15EG-L2FFVB1156I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Zynq UltraScale+ MPSoC 绯诲垪涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪铻嶅悎浜嗗彲绶ㄧ▼閭忚集鍜屽鏍歌檿鐞嗗櫒绯荤当(t菕ng)锛岄仼鍚堥珮鎬ц兘宓屽叆寮忚▓绠楁噳(y墨ng)鐢�銆俋CZU15EG 闆嗘垚浜� ARM Cortex-A53 鍜� Cortex-R5 铏曠悊鍣ㄥ収(n猫i)鏍�锛屾敮鎸佸鏅傝檿鐞嗗拰閫氱敤瑷堢畻浠诲嫏(w霉)銆�
銆€銆€姝ゅ櫒浠堕仼鐢ㄤ簬闇€瑕侀珮甯跺銆佷綆寤堕伈浠ュ強闈堟椿 I/O 鐨勬噳(y墨ng)鐢ㄥ牬鏅�锛屽閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佹苯杌婇椐涜紨鍔╃郴绲�(t菕ng)銆佸伐妤�(y猫)鑷嫊鍖栧拰鑸┖鑸ぉ闋�(l菒ng)鍩�銆�

鍙冩暩(sh霉)

绯诲垪锛歓ynq UltraScale+ MPSoC
銆€銆€灏佽锛欶FVB1156
銆€銆€閫熷害绛夌礆锛歀2
銆€銆€鑺墖鍨嬭櫉锛歑CZU15EG
銆€銆€CPU 鏍稿績锛氬洓鏍� ARM Cortex-A53 + 闆欐牳 ARM Cortex-R5
銆€銆€鍙法绋嬮倧杓細绱� 470K 閭忚集鍠厓
銆€銆€瀛樺劜鍣細楂橀仈(d谩) 13.6Mb 宓屽叆寮忓 RAM
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂� 32.75Gbps
銆€銆€I/O 鏁�(sh霉)閲忥細澶氶仈(d谩) 1,560 鍊嬬敤鎴� I/O
銆€銆€宸ヨ棟绡€(ji茅)榛烇細16nm
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C锛堟摯(ku貌)灞曞伐妤�(y猫)绱氾級

鐗规€�

XCZU15EG-L2FFVB1156I 鎻愪緵楂樺害闆嗘垚鐨勭‖浠舵灦妲�(g貌u)锛屽叾涓寘鍚挤(qi谩ng)澶х殑 ARM 铏曠悊鍣ㄥ瓙绯荤当(t菕ng)鑸� FPGA 鍙法绋嬮倧杓浉绲�(ji茅)鍚堛€傞€欑ó瑷�(sh猫)瑷堜娇寰楀畠鏃㈠彲浠ユ豢瓒冲鏅傛帶鍒堕渶姹�锛屽張鑳介仼鎳�(y墨ng)寰�(f霉)闆滅畻娉曠殑鍔犻€�銆�
銆€銆€鍏朵富瑕佺壒鎬у寘鎷細
銆€銆€- 楂樻€ц兘 ARM Cortex-A53 鎳�(y墨ng)鐢ㄨ檿鐞嗗櫒鎻愪緵鍗撹秺鐨勮▓绠楄兘鍔涳紝鑰� Cortex-R5 瀵︽檪铏曠悊鍣ㄥ墖纰轰繚闂�(gu膩n)閸典换鍕�(w霉)鐨勭⒑瀹氭€у煼(zh铆)琛�銆�
銆€銆€- 鍏�(n猫i)缃ぇ閲� DSP Slice 鍜� Block RAM 璩囨簮锛岄潪甯搁仼鍚堜俊铏熻檿鐞嗗強鏁�(sh霉)鎿�(j霉)绶╁瓨鎳�(y墨ng)鐢�銆�
銆€銆€- 鏀寔 PCIe Gen3銆丏DR4 鍏�(n猫i)瀛樻帴鍙ｇ瓑澶氱ó楂橀€熷崝(xi茅)璀般€�
銆€銆€- 鎻愪緵闈堟椿鐨勫畨鍏ㄥ暉鍕曢伕闋呬互淇濊(h霉)鐭ヨ瓨鐢�(ch菐n)娆�(qu谩n)鍜岀郴绲�(t菕ng)瀹屾暣鎬�銆�
銆€銆€- 鍏峰倷浣庡姛鑰楁ā寮忥紝鑳藉寤堕暦闆绘睜渚涢浕瑷�(sh猫)鍌欑殑宸ヤ綔鏅傞枔銆�
銆€銆€- 鍙€氶亷 Vivado 瑷�(sh猫)瑷堝伐鍏烽€�(j矛n)琛岄枊鐧�(f膩)锛屾敮鎸侀珮灞ゆ缍滃悎浠ュ強鍌崇当(t菕ng) HDL 娴佺▼銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€- 閫氫俊缍�(w菐ng)绲�(lu貌)锛氬 5G 鍩虹珯涓殑鍩哄付铏曠悊鍠厓銆�
銆€銆€- 姹借粖闆诲瓙锛欰DAS锛堥珮绱氶椐涜紨鍔╃郴绲�(t菕ng)锛夎瑕鸿檿鐞嗗钩鑷恒€�
銆€銆€- 宸ユキ(y猫)鎺у埗锛氭(j墨)鍣ㄤ汉鎺у埗鍣ㄦ垨 CNC 鍔犲伐涓績鐨勬牳蹇冮儴浠�銆�
銆€銆€- 閱�(y墨)鐧傝ō(sh猫)鍌欙細瓒呰伈娉㈡垚鍍忓剙绛夊湒鍍忚檿鐞嗗瘑闆嗗瀷閱�(y墨)鐧傚剙鍣ㄣ€�
銆€銆€- 鑸┖鑸ぉ锛氳(w猫i)鏄熼€氫俊杓夎嵎鐨勬暩(sh霉)鎿�(j霉)閺堣矾绲傜銆�
銆€銆€- 瑕栭牷鐩�(ji膩n)鎺э細鏅鸿兘鏀濆儚闋腑鐨勮闋诲垎鏋愬紩鎿庛€�
銆€銆€- 鐗╄伅(li谩n)缍�(w菐ng)缍�(w菐ng)闂�(gu膩n)锛氬鐝�(xi脿n)閭婄罚瑷堢畻鍔熻兘鐨勬櫤鑳藉灞呬腑妯�銆�