XCVU9P-2FLGC2104I 鏅�(sh铆)闁擄細2025/5/10 8:58:54 闁辫畝锛�22

XCVU9P-2FLGC2104I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刄ltraScale+绯诲垪涓殑楂樼FPGA鍨嬭櫉(h脿o)锛屽熀浜�16nm宸ヨ棟鍒堕€�銆傝┎鍣ㄤ欢涓昏闈㈠悜楂樺付瀵�銆侀珮鎬ц兘瑷�(j矛)绠楀拰寰�(f霉)闆滀俊铏�(h脿o)铏曠悊鎳�(y墨ng)鐢�銆傚畠鍏峰倷澶ц(gu墨)妯￠倧杓硣婧�銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰璞愬瘜鐨勫瓨鍎�(ch菙)鍣ㄦ帴鍙�锛岄仼鍚堜簬鏁�(sh霉)鎿�(j霉)涓績鍔犻€�銆佺恫(w菐ng)绲�(lu貌)浜ゆ彌銆侀珮绱�(j铆)椐曢杓斿姪绯荤当(t菕ng)锛圓DAS锛夌瓑闋�(l菒ng)鍩熺殑闁嬬櫦(f膩)銆�
銆€銆€瑭茶姱鐗囬噰鐢ㄤ簡鍫嗙枈纭呯墖浜掕伅(li谩n)锛圫SI锛夋妧琛�(sh霉)锛屼互瀵�(sh铆)鐝�(xi脿n)鏇撮珮鐨勯泦鎴愬害鍜屾€ц兘銆傞€氶亷灏囧鍊�(g猫)鍔熻兘妯″鏁村悎鍒板柈涓€灏佽涓紝XCVU9P鑳藉鏀寔鏇村京(f霉)闆滅殑鐣版(g貌u)瑷�(j矛)绠椾换鍕�(w霉)銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑CVU9P-2FLGC2104I
銆€銆€宸ヨ棟锛�16nm
銆€銆€閭忚集鍠厓锛氱磩350钀€�(g猫)鏌ユ壘琛紙LUTs锛�
銆€銆€DSP Slice锛�5820鍊�(g猫)
銆€銆€濉奟AM锛�22MB
銆€銆€宓屽叆寮忓瓨鍎�(ch菙)鍣細鏈€澶ф敮鎸�2GB HBM2
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂橀仈(d谩)32.75Gbps
銆€銆€I/O寮曡叧鏁�(sh霉)锛�2104
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�100掳C
銆€銆€灏佽椤炲瀷锛欶LGC锛團ine Line Grid BGA锛�

鐗规€�

XCVU9P-2FLGC2104I鍏锋湁寮�(qi谩ng)澶х殑鍙法绋嬮倧杓兘鍔涳紝鏀寔鍕�(d貌ng)鎱�(t脿i)閮ㄥ垎閲嶉厤缃紙Partial Reconfiguration锛�锛屽厑瑷辩敤鎴跺湪閬�(y霉n)琛屾檪(sh铆)鏇存柊鐗瑰畾鍗€(q奴)鍩熺殑鍔熻兘鑰屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勬搷浣�銆�
銆€銆€姝ゅ锛岃┎鍣ㄤ欢闆嗘垚浜咹BM2锛堥珮甯跺瀛樺劜(ch菙)鍣級锛屾彁渚涢珮閬�(d谩)460GB/s鐨勫収(n猫i)瀛樺付瀵�锛岄潪甯搁仼鍚堥渶瑕佸揩閫熸暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆傚叾鍏�(n猫i)缃殑楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄦ敮鎸佸绋崝(xi茅)璀�锛屽PCIe Gen4銆丆PRI銆�100G浠ュお缍�(w菐ng)绛�銆�
銆€銆€鍦ㄥ姛鑰楃鐞嗘柟闈�锛孹CVU9P鎻愪緵浜嗛潏娲荤殑闆绘簮鍩熷妰鍒嗗拰鍕�(d貌ng)鎱�(t脿i)闆诲闋荤巼瑾�(di脿o)绡€(ji茅)锛圖VFS锛夊姛鑳�锛屽公鍔╅枊鐧�(f膩)鑰呭劒(y艒u)鍖栫郴绲�(t菕ng)鐨勮兘鏁堟瘮銆�
銆€銆€鐐轰簡澧炲挤(qi谩ng)瀹夊叏鎬�锛岃┎FPGA閭勯泦鎴愪簡AES鍔犲瘑寮曟搸鍜屽畨鍏ㄥ暉鍕�(d貌ng)鍔熻兘锛岀⒑淇濊ō(sh猫)瑷�(j矛)鐨勫畨鍏ㄦ€у拰瀹屾暣鎬�銆�

鎳�(y墨ng)鐢�

XCVU9P-2FLGC2104I寤ｆ硾鎳�(y墨ng)鐢ㄤ簬楂樻€ц兘瑷�(j矛)绠�銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熷崱銆佺恫(w菐ng)绲�(lu貌)璺敱鍣ㄨ垏浜ゆ彌姗�(j墨)銆佽闋诲唬鎾ō(sh猫)鍌欍€侀浄閬�(d谩)淇¤櫉(h脿o)铏曠悊浠ュ強姗�(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊鍔犻€熺瓑闋�(l菒ng)鍩�銆�
銆€銆€鍦ㄩ€氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉缓瑷�(sh猫)涓�锛岄€欐FPGA鍙互浣滅偤鏍稿績铏曠悊鍣ㄤ欢锛岀敤浜庡(sh铆)鐝�(xi脿n)鍩哄付铏曠悊銆佸墠鍌�/鍥炲偝閺堣矾绛夊姛鑳�銆�
銆€銆€鍚屾檪(sh铆)锛屽湪宸ユキ(y猫)鑷嫊(d貌ng)鍖栨帶鍒堕牁(l菒ng)鍩�锛屾啈鍊熷叾寮�(qi谩ng)澶х殑瀵�(sh铆)鏅�(sh铆)铏曠悊鑳藉姏鍜屾帴鍙ｆ摯(ku貌)灞曟€�锛孹CVU9P涔熼潪甯搁仼鍚堜綔鐐轰富鎺ц姱鐗囦締妲�(g貌u)寤哄京(f霉)闆滅殑閬�(y霉n)鍕�(d貌ng)鎺у埗绯荤当(t菕ng)銆�