鏅傞枔锛�2025/4/7 8:46:03
闁辫畝锛�42
XCVU5P-2FLVC2104E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale+ 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏熴�傝┎绯诲垪閲囩敤浜嗗厛閫茬殑 FinFET 宸ヨ棟鎶�琛�锛屾彁渚涗簡鍗撹秺鐨勬�ц兘鍜屼綆鍔熻�楃壒鎬с�傛鑺墖鐗瑰垾閬╃敤浜庨珮甯跺銆侀珮鎬ц兘瑷堢畻浠ュ強寰╅洔鐨勫祵鍏ュ紡铏曠悊浠诲嫏銆�
銆�銆�XCVU5P-2FLVC2104E 闆嗘垚浜嗗ぇ閲忕殑閭忚集鍠厓銆丏SP 妯″銆丅RAM 鍜屽皥鐢ㄧ殑鏀剁櫦(f膩)鍣ㄦā濉�锛屾敮鎸侀珮閫熶覆琛岄�ｆ帴銆傚叾闈堟椿鐨勬灦妲嬭兘澶犳豢瓒抽�氫俊銆佹暩(sh霉)鎿�(j霉)涓績鍔犻��銆佽埅绌鸿埅澶╁強鍦嬮槻绛夊绋牁鍩熺殑鎳夌敤闇�姹傘��
鍨嬭櫉锛歑CVU5P-2FLVC2104E
銆�銆�宸ヨ棟鍒剁▼锛�16nm
銆�銆�FPGA 鏋舵锛歎ltraScale+
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 530K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細绱� 6800
銆�銆�Block RAM 瀹归噺锛氱磩 33.2Mb
銆�銆�灏堢敤鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲忥細32
銆�銆�鏀剁櫦(f膩)鍣ㄩ�熺巼鑼冨湇锛氭渶楂樺彲閬� 32.75Gbps
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�2104
銆�銆�閰嶇疆妯″紡锛氫富寰炴ā寮�銆佸緸妯″紡銆丣TAG
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
1. 楂樻�ц兘鐨� UltraScale+ 鏋舵锛岃兘澶犲鐝�(xi脿n)澶ц(gu墨)妯″苟琛岃檿鐞嗕换鍕�銆�
銆�銆�2. 鏀寔楂橀�熸帴鍙ｆ婧�锛屽 PCIe Gen4銆丆CIX 鍜� CPRI 绛�銆�
銆�銆�3. 鍏�(n猫i)缃珮鏁堢殑 DSP 妯″锛岄仼鍚堟诞榛為亱绠楀拰淇¤櫉铏曠悊銆�
銆�銆�4. 鎻愪緵闈堟椿鐨勫瓨鍎茶硣婧�锛屽寘鍚� Block RAM 鍜� UltraRAM锛屾豢瓒充笉鍚岀殑鏁�(sh霉)鎿�(j霉)绶╂矕闇�姹�銆�
銆�銆�5. 闆嗘垚鐨勬敹鐧�(f膩)鍣ㄦā濉婃敮鎸佸绋崝(xi茅)璀�锛屾彁渚涢珮閬� 32.75Gbps 鐨勫偝杓搁�熺巼銆�
銆�銆�6. 鏀寔澶氱ó閰嶇疆鏂瑰紡锛屼究浜庣郴绲�(t菕ng)闆嗘垚鍜岃(di脿o)瑭�銆�
銆�銆�7. 寤ｆ硾鐨勫伐浣滄韩搴﹁寖鍦�锛岄仼鎳夊绋挵(hu谩n)澧冩浠朵笅鐨勪娇鐢�銆�
銆�銆�8. 鍙法绋� I/O 妯欐簴锛屽吋瀹瑰绋浕澹撻浕骞冲拰閫氫俊鍗�(xi茅)璀�銆�
銆�銆�9. 鍏�(n猫i)缃殑瀹夊叏鍔熻兘锛屽寘鎷� AES 鍔犲瘑鍜� RSA 瑾嶈瓑绛�锛岀⒑淇濊ō瑷堢殑瀹夊叏鎬�銆�
1. 鏁�(sh霉)鎿�(j霉)涓績锛氱敤浜庣恫(w菐ng)绲″姞閫熴�佸瓨鍎插姞閫熷拰铏涙摤鍖栧姞閫熺瓑浠诲嫏銆�
銆�銆�2. 閫氫俊鍩虹瑷柦锛氶仼鐢ㄤ簬鐒＄窔鍩虹珯銆佹牳蹇冪恫(w菐ng)瑷倷鍜屽厜鍌宠几瑷倷銆�
銆�銆�3. 宓屽叆寮忚瑕猴細鏀寔瑷堢畻姗熻瑕虹畻娉曞姞閫熷拰鍦栧儚铏曠悊銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵︽檪鎺у埗鍜屽伐妤�(y猫)浠ュお缍�(w菐ng)鍗�(xi茅)璀拌綁鎻�銆�
銆�銆�5. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉��丆T 鍜� MRI 瑷倷鐨勪俊铏熻檿鐞嗗拰鍦栧儚閲嶅缓銆�
銆�銆�6. 鑸┖鑸ぉ鑸囧湅闃诧細鐢ㄤ簬闆烽仈銆侀浕瀛愭埌(zh脿n)鍜岃(w猫i)鏄熼�氫俊绛夐牁鍩�銆�
銆�銆�7. 姹借粖闆诲瓙锛氶仼鐢ㄤ簬楂樼礆椐曢杓斿姪绯荤当(t菕ng)锛圓DAS锛夊拰鑷嫊椐曢骞宠嚭銆�
XCVU5P-2FLVA2104E
銆�銆�XCVU5P-2FFVC2104E
銆�銆�XCVU5P-2FFFA2104E
