鏅傞枔锛�2025/6/4 12:11:12
闁辫畝锛�8
XCVU5P-1FLVA2104I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex UltraScale+绯诲垪FPGA鍣ㄤ欢涔嬩竴锛屽熀浜�16nm宸ヨ棟鍒剁▼銆傝┎绯诲垪涓昏闈㈠悜楂樻�ц兘瑷堢畻銆佺恫绲￠�氫俊銆佹暩鎿氫腑蹇冨姞閫熶互鍙婅埅绌鸿埅澶╄垏鍦嬮槻绛夐牁鍩�锛屾彁渚涢珮甯跺銆佷綆寤堕伈鍜屽彲鎿村睍鐨勮В姹烘柟妗�銆�
銆�銆�姝ゅ瀷铏熷爆浜嶸ersal ACAP锛堣嚜閬╂噳瑷堢畻鍔犻�熷钩鑷猴級鐨勫墠涓�浠ｇ敘鍝�锛岄噰鐢�3D IC鎶�琛撻泦鎴怘BM锛堥珮甯跺瀛樺劜鍣級锛屽叿鍌欏挤澶х殑閭忚集璩囨簮銆丏SP Slice鍜屽収瀛樺付瀵�锛岄仼鐢ㄤ簬寰╅洔绯荤当(t菕ng)瑷▓銆�
灏佽锛欶GPA2104
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩390钀��
銆�銆�鏌ユ壘琛紙LUTs锛夛細230钀互涓�
銆�銆�瀵勫瓨鍣細绱�1200钀��
銆�銆�DSP Slice鏁搁噺锛�8800鍊�
銆�銆�鍏ч儴RAM瀹归噺锛氱磩47MB
銆�銆�I/O Bank鏁搁噺锛�22鍊�
銆�銆�鏈�澶у伐浣滈牷鐜囷細瓒呴亷550MHz
銆�銆�鍔熻�楄寖鍦嶏細鏍规摎閰嶇疆涓嶅悓绱勭偤10W鑷�40W
XCVU5P-1FLVA2104I鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘鏋舵锛氭敮鎸丳CIe Gen4銆丆CIX鍜孋XL绛夐珮閫熷崝(xi茅)璀�锛屾豢瓒虫暩鎿氫腑蹇冨拰缍茬怠瑷倷闇�姹�銆�
銆�銆�2. 鍏х疆HBM鏀寔锛氶儴鍒嗗瀷铏熼泦鎴愪簡楂樺付瀵瓨鍎插櫒锛岄’钁楁彁鍗囨暩鎿氬悶鍚愰噺銆�
銆�銆�3. 闈堟椿鎺ュ彛锛氬吋瀹瑰绋婧栨帴鍙�锛屽100G浠ュお缍层�両nterlaken鍜孋PRI绛�銆�
銆�銆�4. 瀹夊叏鎬у寮凤細鍏х疆瀹夊叏鍟熷嫊鍔熻兘锛屼繚璀风煡璀樼敘娆婂苟闃叉鎯℃剰绡℃敼銆�
銆�銆�5. 鍔熻�楀劒(y艒u)鍖栵細閫氶亷鍕曟厠(t脿i)闆绘簮绠＄悊鎶�琛撻檷浣庨亱琛屽姛鑰楋紝鎻愰珮鑳芥晥姣�銆�
銆�銆�6. 寤ｆ硾鐨処P鏍告敮鎸侊細鍖呮嫭AXI瀛愮郴绲�(t菕ng)銆佹诞榛為亱绠楀柈鍏冧互鍙婅闋昏檿鐞嗗韩绛�锛岀啊鍖栭枊鐧�(f膩)娴佺▼銆�
銆�銆�7. 鏀寔 partial reconfiguration 鎶�琛�锛屽厑瑷卞湪涓嶄腑鏂锋暣楂旂郴绲�(t菕ng)閬嬭鐨勬儏娉佷笅鏇存柊鐗瑰畾妯″鐨勫姛鑳�銆�
瑭茶姱鐗囧唬娉涙噳鐢ㄤ簬浠ヤ笅闋樺煙锛�
銆�銆�1. 鏁告摎涓績鍔犻�燂細鐢ㄤ簬姗熷櫒瀛哥繏鎺ㄧ悊銆佹暩鎿氬垎鏋愬拰鏁告摎搴姞閫�銆�
銆�銆�2. 缍茬怠閫氫俊锛氬鐝�5G鍩虹珯銆佹牳蹇冪恫璺敱鍣ㄥ強浜ゆ彌姗熶腑鐨勪俊铏熻檿鐞嗗拰鍗�(xi茅)璀拌綁鎻�銆�
銆�銆�3. 宓屽叆寮忚瑕猴細鐐鸿▓绠楁瑕栬鎳夌敤鎻愪緵鍦栧儚铏曠悊鑳藉姏銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細浣滅偤瀵︽檪鎺у埗绯荤当(t菕ng)鐨勪腑妯炶檿鐞嗗櫒銆�
銆�銆�5. 鑸┖鑸ぉ鑸囧湅闃诧細婊胯冻鍤磋嫑鐠�(hu谩n)澧冧笅鐨勯珮鎬ц兘瑷堢畻闇�姹傦紝渚嬪闆烽仈淇¤櫉铏曠悊鍜岃(w猫i)鏄熼�氫俊銆�
XCVU9P-2FLGA2104E,XCVU7P-2FLGA2104E
