鏅傞枔锛�2025/5/27 15:17:50
闁辫畝锛�14
XCVU440-2FLGB2377I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刄ltraScale+绯诲垪涓殑楂樼FPGA鍨嬭櫉锛屽熀浜�16nm宸ヨ棟鍒堕��銆傝┎鍣ㄤ欢涓昏鐢ㄤ簬楂樻�ц兘瑷堢畻銆佺恫绲¤檿鐞�銆佹暩鎿氫腑蹇冨姞閫熶互鍙婂湒鍍忎俊铏熻檿鐞嗙瓑寰╅洔鎳夌敤闋樺煙銆傚叾璞愬瘜鐨勯倧杓硣婧愬拰楂橀�熶覆琛屾帴鍙ｄ娇鍏舵垚鐐哄鐝鹃珮鍚炲悙閲忔暩鎿氳檿鐞嗙殑鐞嗘兂閬告搰銆�
銆�銆�XCVU440-2FLGB2377I鍏锋湁澶у閲忕殑鍙法绋嬮倧杓柈鍏冿紝鏀寔澶氱ó宓屽叆寮忚檿鐞嗗櫒纭牳鑸囪粺鏍�锛屽苟鎻愪緵闈堟椿鐨勫瓨鍎插櫒閰嶇疆閬搁爡銆傛澶�锛屽畠閭勫叿鍌欎綆鍔熻�楁ā寮忎互鍎�(y艒u)鍖栫郴绲�(t菕ng)鐨勬暣楂旇兘鑰楄〃鐝�銆�
鍨嬭櫉锛歑CVU440-2FLGB2377I
銆�銆�鍝佺墝锛歑ilinx
銆�銆�绯诲垪锛歎ltraScale+
銆�銆�宸ヨ棟绡�(ji茅)榛烇細16nm
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩440K鍊�
銆�銆�RAM瀹归噺锛�28.8Mb
銆�銆�DSP Slice鏁搁噺锛�2880鍊�
銆�銆�I/O寮曡叧鏁革細1530鍊�
銆�銆�灏佽褰㈠紡锛欶LGB2377
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +125掳C
銆�銆�渚涢浕闆诲锛�1.0V 鏍稿績闆诲锛�1.8V 杓斿姪闆诲
XCVU440-2FLGB2377I FPGA閲囩敤浜嗗厛閫茬殑FinFET鏅堕珨绠℃妧琛�锛屽緸鑰屽鐝句簡鍗撹秺鐨勬�ц兘鑸囪兘鏁堟瘮銆�
銆�銆�瑭茶姱鐗囧収缃簡澶ч噺鍙法绋嬮倧杓锛岃兘澶犳豢瓒冲緸绨″柈鎺у埗鍔熻兘鍒板京闆滅畻娉曞鐝剧殑鍚勭ó闇�姹�銆�
銆�銆�鍏堕珮閫熸敹鐧�(f膩)鍣ㄦ敮鎸侀珮閬�32.75Gbps鐨勬暩鎿氬偝杓搁�熺巼锛岄仼鐢ㄤ簬鏈�鏂扮殑鍏夌簴閫氫俊妯欐簴銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢閭勯泦鎴愪簡PCIe Gen4鎺у埗鍣ㄣ�丏DR4鍏у瓨鎺ュ彛浠ュ強鍏朵粬澶栬ō鎺ュ彛锛屼究浜庢寤哄畬鏁寸殑绯荤当(t菕ng)瑙ｆ焙鏂规銆�
銆�銆�FPGA鍏ч儴鐨勬檪閻樼鐞嗘ā濉婂厑瑷辩敤鎴剁敓鎴愮簿纰轰笖绌�(w臎n)瀹氱殑鏅傞悩淇¤櫉锛岄�欏皪浜庡悓姝ュ璺暩鎿氭祦鑷抽棞閲嶈銆�
銆�銆�鐐烘柟渚块枊鐧�(f膩)锛孹ilinx鎻愪緵浜哣ivado瑷▓濂椾欢锛屽叾涓寘鍚湁閲濆皪XCVU440鍎�(y艒u)鍖栫殑IP搴拰鍙冭�冭ō瑷堛��
XCVU440-2FLGB2377I寤ｆ硾鎳夌敤浜庨渶瑕佸挤澶у苟琛岃檿鐞嗚兘鍔涚殑鍫村悎锛�
銆�銆�1. 鏁告摎涓績鍔犻�熷崱 - 鎻愪緵姗熷櫒瀛哥繏鎺ㄧ悊銆佹暩鎿氬韩鏌ヨ鍔犻�熺瓑鍔熻兘銆�
銆�銆�2. 缍茬怠璺敱鍣ㄨ垏浜ゆ彌姗� - 鐢ㄤ簬娴侀噺瑾垮害銆佸寘鍒嗛鍙婂畨鍏ㄥ崝(xi茅)璀板嵏杓夈��
銆�銆�3. 楂樻竻瑕栭牷铏曠悊骞宠嚭 - 鏀寔瀵︽檪绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓寮峰拰鐗规晥鐢熸垚銆�
銆�銆�4. 閱�(y墨)鐧傚奖鍍忚ō鍌� - 濡侰T鎺冩弿鍎�鎴栬秴鑱叉尝瑷烘柗鍎�鍣ㄤ腑璨犺铂鏁告摎閲嶅缓銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒剁郴绲�(t菕ng) - 瀵︾従閬嬪嫊鎺у埗銆佺媭鎱�(t脿i)鐩�(ji膩n)娓互鍙婇爯娓�х董璀�銆�
銆�銆�6. 杌婅級闆诲瓙鏋舵 - 鍦ㄨ嚜鍕曢椐涜紨鍔╃郴绲�(t菕ng)閲屽煼(zh铆)琛岀挵(hu谩n)澧冩劅鐭ヤ换鍕�銆�
XCVU440-1FLGB2377E
銆�銆�XCVU440-3FLGA2549I
