XCVU3P-2FFVC1517I 鏅傞枔锛�2025/5/26 21:36:08 闁辫畝锛�15

XCVU3P-2FFVC1517I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale+ 绯诲垪楂樼 FPGA 鑺墖銆傝┎绯诲垪鍩轰簬 16nm FinFET 鍒剁▼宸ヨ棟锛岄噰鐢� HBM锛堥珮甯跺鍏�(n猫i)瀛橈級鎶€琛�(sh霉)锛岄仼鐢ㄤ簬楂樻€ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)铏曠悊鍜屾暩(sh霉)鎿�(j霉)涓績鍔犻€熺瓑鍫存櫙銆�
銆€銆€姝ゅ瀷铏熶腑鐨勨€淴CVU3P鈥濊〃绀哄爆浜� Virtex UltraScale+ HBM 绯诲垪锛屸€�2鈥濅唬琛ㄩ€熷害绛夌礆锛屸€淔FVC1517鈥濊〃绀哄皝瑁濋鍨嬪強寮曡叧鏁�(sh霉)锛屸€淚鈥濆墖琛ㄦ槑鍟嗘キ(y猫)绱氭韩搴﹁寖鍦�銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛氱磩 200 钀€�
銆€銆€RAM 璩囨簮锛�148MB
銆€銆€DSP Slice锛�5880 鍊�
銆€銆€I/O 鏁�(sh霉)閲忥細1530 鍊�
銆€銆€HBM 瀹归噺锛�8GB
銆€銆€HBM 甯跺锛�460GB/s
銆€銆€鏈€澶у伐浣滈牷鐜囷細瓒呴亷 500MHz
銆€銆€鍒剁▼宸ヨ棟锛�16nm
銆€銆€灏佽椤炲瀷锛欶FVC1517
銆€銆€鍔熻€楄寖鍦嶏細鍏稿瀷鍊� 20W 鑷� 40W

鐗规€�

XCVU3P-2FFVC1517I 鎻愪緵浜嗗崜瓒婄殑瑷堢畻鎬ц兘鑸囦綆寤堕伈鐗规€�锛屽叾鍏�(n猫i)缃殑 HBM 鎶€琛�(sh霉)鑳藉?q奴)宕縁(xi脿n)楂橀仈 460GB/s 鐨勫収(n猫i)瀛樺付瀵�銆傚悓鏅�锛屽畠鏀寔 PCIe Gen4 鍜� CCIX 鍗�(xi茅)璀帮紝渚夸簬鑸囧叾浠栬ō(sh猫)鍌欓€茶楂橀€熶簰鑱�(li谩n)銆�
銆€銆€姝ゅ锛岃┎鑺墖閭勫叿鏈夐潏娲荤殑鍙法绋嬮倧杓祼(ji茅)妲�(g貌u)锛屽厑瑷辩敤鎴舵牴鎿�(j霉)瀵﹂殯闇€姹傚畾鍒剁‖浠跺姛鑳�銆俇ltraScale+ 鏋舵(g貌u)鍎�(y艒u)鍖栦簡鏅傞悩绠＄悊鑸囦俊铏熷畬鏁存€э紝纰轰繚鍦ㄥ京(f霉)闆滆ō(sh猫)瑷堜腑浠嶈兘淇濇寔绌�(w臎n)瀹氶亱琛�銆�
銆€銆€瑭插櫒浠堕泦鎴愪簡澶ч噺鏁�(sh霉)瀛椾俊铏熻檿鐞嗗櫒 (DSP) 妯″锛岄仼鍚堢敤浜庢诞榛為亱绠楀瘑闆嗗瀷浠诲嫏(w霉)锛涜€岃睈瀵岀殑澶栭儴鎺ュ彛璩囨簮鍓囨柟渚块€ｆ帴鍚勭ó澶栬ō(sh猫)鎴栧瓙绯荤当(t菕ng)銆�

鎳�(y墨ng)鐢�

涓昏鎳�(y墨ng)鐢ㄤ簬楂樻€ц兘瑷堢畻闋�(l菒ng)鍩燂紝渚嬪姗熷櫒瀛�(xu茅)缈�(x铆)鎺ㄧ悊鍔犻€�銆佸熀鍥犵祫鏁�(sh霉)鎿�(j霉)鍒嗘瀽鍜岄噾铻嶅缓妯＄瓑銆�
銆€銆€鍦ㄧ恫(w菐ng)绲�(lu貌)閫氫俊鏂归潰锛屽彲鐢ㄤ簬 5G 鍩虹珯铏曠悊鍠厓銆佽矾鐢卞櫒鍜屼氦鎻涙鐨勬牳蹇冩帶鍒堕儴鍒�銆�
銆€銆€鍙﹀锛屽湪瑕栭牷寤ｆ挱琛屾キ(y猫)锛岄€欑ó FPGA 鍙互鐢ㄤ綔瀵︽檪鍦栧儚铏曠悊寮曟搸鎴栬€呮祦濯掗珨绶ㄧ⒓瑙ｇ⒓瑁濈疆銆�