鍨嬭櫉锛歑CVU29P-2FSGA2577E
銆�銆�鍒剁▼宸ヨ棟锛�16nm
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細208钀�
銆�銆�DSP Slice 鏁�(sh霉)閲忥細6800
銆�銆�Block RAM 瀹归噺锛�23MB
銆�銆�鏀剁櫦(f膩)鍣ㄩ�熺巼锛�40Gb/s
銆�銆�I/O 鏁�(sh霉)閲忥細鏈�澶ф敮鎸�1620鍊嬬敤鎴禝/O
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丅PI銆丵SPI
銆�銆�灏佽�濆舰寮忥細FPGA BGA2577

XCVU29P-2FSGA2577E 鐨勪富瑕佺壒鎬у寘鎷�锛�
銆�銆�1. 楂樻�ц兘瑷堢畻鑳藉姏锛氭彁渚涘ぇ閲忕殑 DSP Slice 鍜� Block RAM锛岃兘澶犻珮鏁堝畬鎴愬京(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬嬬畻鍜屾暩(sh霉)鎿�(j霉)瀛樺劜浠诲嫏(w霉)銆�
銆�銆�2. 闈堟椿鐨勬帴鍙ｆ敮鎸侊細闆嗘垚澶氱ó楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸� PCIe Gen4銆佷互澶�缍�(w菐ng)绛夊�氱ó鍗�(xi茅)璀�銆�
銆�銆�3. 浣庡姛鑰楄ō(sh猫)瑷堬細閫氶亷鍕曟厠(t脿i)闆绘簮绠＄悊鎶�琛�(sh霉)鍎�(y艒u)鍖栬姱鐗囧姛鑰楄〃鐝�(xi脿n)銆�
銆�銆�4. 鍙�鎿村睍鎬у挤锛氭敮鎸佸ぇ瑕�(gu墨)妯￠倧杓�瑷�(sh猫)瑷�锛岄仼鐢ㄤ簬寰炵啊鍠�鐨勬帶鍒跺姛鑳藉埌寰�(f霉)闆滅殑淇¤櫉铏曠悊绛夊悇绋�鍫存��銆�
銆�銆�5. 澧炲挤鐨勫畨鍏ㄦ�э細鍏峰倷鍔犲瘑閰嶇疆姣旂壒娴佸拰瀹夊叏鍟熷嫊鍔熻兘锛屼繚璀风煡璀樼敘(ch菐n)娆�(qu谩n)鍜屾暩(sh霉)鎿�(j霉)瀹夊叏銆�
銆�銆�6. 鏄撲簬闁嬬櫦(f膩)锛氭彁渚涘畬鏁寸殑闁嬬櫦(f膩)宸ュ叿閺�锛屽寘鎷� Vivado Design Suite锛岀啊鍖栦簡纭�浠惰��(sh猫)瑷堣垏椹楄瓑閬庣▼銆�

XCVU29P-2FSGA2577E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓�蹇冨姞閫燂細鐢ㄤ簬姗熷櫒瀛�(xu茅)缈掓帹鐞�銆佽�栭牷杞�(zhu菐n)纰肩瓑浠诲嫏(w霉)銆�
銆�銆�2. 缍�(w菐ng)绲�(lu貌)閫氫俊锛氬�︾��(xi脿n)楂樼礆璺�鐢�銆佷氦鎻涘拰缍�(w菐ng)绲�(lu貌)瀹夊叏鍔熻兘銆�
銆�銆�3. 宸ユキ(y猫)鑷�鍕曞寲锛氬��(zh铆)琛屽�︽檪鎺у埗绠楁硶鍜屽湒鍍忚檿鐞�銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉�銆丆T鎺冩弿鍎�鍜屽叾浠栭啱(y墨)鐧傝ō(sh猫)鍌欑殑鏁�(sh霉)鎿�(j霉)铏曠悊銆�
銆�銆�5. 姹借粖闆诲瓙锛氬湪鑷�鍕曢�曢�涜紨鍔╃郴绲�(t菕ng)涓�瀹屾垚鎰熺煡铻嶅悎鍜屾焙绛栨帶鍒躲��
銆�銆�6. 娓�瑭︽脯閲忥細妲�(g貌u)寤洪潏娲荤殑娓�瑭﹀钩鑷�锛屾豢瓒冲悇绋�娓�瑭﹂渶姹�銆�

XCVU33P-2FLGA2104E
銆�銆�XCVU37P-2FLGA2104E
銆�銆�XCVU44P-2FLGA2104E