XCVU125-3FLVA2104E 鏅傞枔锛�2025/6/3 18:45:29 闁辫畝锛�8

XCVU125-3FLVA2104E鏄疿ilinx鍏徃鎺ㄥ嚭鐨刄ltraScale+绯诲垪FPGA鍣ㄤ欢涔嬩竴銆傝┎鑺墖閲囩敤浜�16nm宸ヨ棟鎶€琛�(sh霉)锛屾棬鍦ㄦ彁渚涢珮鎬ц兘鍜岄珮瀹归噺鐨勫彲绶ㄧ▼閭忚集瑙ｆ焙鏂规銆傚畠閬╃敤浜庡京(f霉)闆滅殑宓屽叆寮忕郴绲�(t菕ng)銆侀珮绱氫俊铏熻檿鐞�銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熶互鍙婄恫(w菐ng)绲�(lu貌)閫氫俊绛夐牁(l菒ng)鍩熴€�
銆€銆€XCVU125 FPGA鍩轰簬Virtex UltraScale+鏋舵(g貌u)锛屽叿鏈夎睈瀵岀殑璩囨簮绲勫悎锛屽寘鎷ぇ閲忕殑閭忚集鍠厓銆丏SP妯″銆丷AM濉婄瓑锛屽悓鏅傞倓闆嗘垚浜嗛珮閫熸敹鐧�(f膩)鍣ㄥ拰澶氱ó鎺ュ彛鎺у埗鍣�锛屼娇鍏惰兘澶犳豢瓒崇従(xi脿n)浠ｉ浕瀛愮郴绲�(t菕ng)灏嶅付瀵�銆佹€ц兘鍜岄潏娲绘€х殑瑕佹眰銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑CVU125-3FLVA2104E
銆€銆€宸ヨ棟鍒剁▼锛�16nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱�125钀€�
銆€銆€DSP Slice鏁�(sh霉)閲忥細7800鍊�
銆€銆€Block RAM瀹归噺锛氱磩35.5MB
銆€銆€UltraRAM瀹归噺锛氱磩44MB
銆€銆€楂橀€熸敹鐧�(f膩)鍣ㄦ暩(sh霉)閲忥細64鍊�
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂�32.75Gbps
銆€銆€I/O寮曡叧鏁�(sh霉)閲忥細鏈€澶�2288鍊�
銆€銆€灏佽椤炲瀷锛欶LGA锛團lip Chip Land Grid Array锛�
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�100掳C

鐗规€�

1. XCVU125閲囩敤Virtex UltraScale+鏋舵(g貌u)锛屾敮鎸佸ぇ瑕�(gu墨)妯″苟琛岃▓绠楄垏寰�(f霉)闆滈倧杓ō(sh猫)瑷�銆�
銆€銆€2. 鍏�(n猫i)缃珮閫熶覆琛屾敹鐧�(f膩)鍣紝鏀寔PCIe Gen4銆丆CIX銆丆PRI绛夊崝(xi茅)璀�锛岄仼鍚堥珮閫熸暩(sh霉)鎿�(j霉)鍌宠几鎳�(y墨ng)鐢�銆�
銆€銆€3. 闆嗘垚澶у閲忕殑瀛樺劜璩囨簮锛屽Block RAM鍜孶ltraRAM锛岀敤浜庣珐瀛�銆佹煡鎵捐〃鍜屽叾浠栨暩(sh霉)鎿�(j霉)铏曠悊浠诲嫏(w霉)銆�
銆€銆€4. 鏀寔鍕曟厠(t脿i)鍔熻兘鍒囨彌锛圖FX锛�锛屽厑瑷遍儴鍒嗗崁(q奴)鍩熼噸鏂伴厤缃€屼笉褰遍熆鍏朵粬鍗€(q奴)鍩熼亱琛岋紝鎻愬崌绯荤当(t菕ng)鏁堢巼銆�
銆€銆€5. 鎻愪緵闈堟椿鐨処/O妯�(bi膩o)婧�(zh菙n)鍏煎鎬�锛岄仼鎳�(y墨ng)涓嶅悓鎳�(y墨ng)鐢ㄥ牬鏅渶姹�銆�
銆€銆€6. 鍎�(y艒u)鍖栦簡鍔熻€楃鐞嗭紝鍏峰倷鍕曟厠(t脿i)闆诲瑾�(di脿o)绡€(ji茅)鍜岄牷鐜囩府鏀惧姛鑳�锛岄檷浣庢暣楂旇兘鑰椼€�

鎳�(y墨ng)鐢�

XCVU125-3FLVA2104E寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇€瑕侀珮鎬ц兘瑷堢畻鍜屽京(f霉)闆滀俊铏熻檿鐞嗙殑闋�(l菒ng)鍩�锛屼緥濡傦細
銆€銆€1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱锛岀敤浜庢鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)鍒嗘瀽鍜岃闋昏綁(zhu菐n)纰�銆�
銆€銆€2. 缍�(w菐ng)绲�(lu貌)閫氫俊瑷�(sh猫)鍌�锛屽璺敱鍣�銆佷氦鎻涙鍜屽熀绔欎腑鐨勬暩(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻涖€�
銆€銆€3. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屽寘鎷伐妤�(y猫)鑷嫊鍖栥€侀啱(y墨)鐧傛垚鍍忓拰鑷嫊椐曢涓殑鍦栧儚铏曠悊銆�
銆€銆€4. 娓│娓噺鍎€鍣�锛岀敤浜庡鏅備俊铏熼噰闆嗗拰鍒嗘瀽銆�
銆€銆€5. 楂樼杌嶅伐鍙婅埅澶╁拰鎺у埗闇€姹�銆�