XCVU080-3FFVD1517E 鏅傞枔锛�2025/5/14 16:28:22 闁辫畝锛�20

XCVU080-3FFVD1517E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale+ 绯诲垪 FPGA 鑺墖锛屽熀浜� 16nm FinFET 鍒剁▼宸ヨ棟銆傝┎鍣ㄤ欢閬╃敤浜庨珮鎬ц兘瑷堢畻銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熴€佺恫(w菐ng)绲�(lu貌)铏曠悊浠ュ強鍦栧儚淇¤櫉铏曠悊绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆�
銆€銆€閫欐 FPGA 闆嗘垚浜嗚睈瀵岀殑 DSP Slice 鍜� Block RAM 妯″锛岃兘澶犳彁渚涘挤澶х殑鏁�(sh霉)鎿�(j霉)铏曠悊鑳藉姏锛屽苟涓旀敮鎸侀珮閫熸敹鐧�(f膩)鍣ㄥ拰闈堟椿鐨� I/O 閰嶇疆銆傚叾楂樺瘑搴﹂倧杓柈鍏冧娇鍏舵垚鐐洪渶瑕佸京(f霉)闆滅畻娉曞鐝�(xi脿n)鐨勭悊鎯抽伕鎿�銆�

鍙冩暩(sh霉)

绯诲垪锛歎ltraScale+
銆€銆€鍒剁▼宸ヨ棟锛�16nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 80K CLB锛堢磩 49M 绛夋晥 ASIC 闁€锛�
銆€銆€DSP Slice 鏁�(sh霉)閲忥細绱� 5200 鍊�
銆€銆€Block RAM 瀹归噺锛氱磩 53MB
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂樻敮鎸� 32.75Gbps
銆€銆€I/O 鏁�(sh霉)閲忥細1517
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster/Slave SPI銆丅IOS銆丣TAG

鐗规€�

XCVU080-3FFVD1517E 鎻愪緵浜嗘サ楂樼殑閭忚集瀵嗗害鑸囬潏娲绘€э紝閬╁悎鐢ㄤ簬寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆傚叾涓昏鐗归粸鍖呮嫭锛�
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛歎ltraScale+ 绲�(ji茅)妲�(g貌u)鏀寔楂樻晥鐨勬檪閻樺垎閰嶅拰鏁�(sh霉)鎿�(j霉)閫氳矾鍎�(y艒u)鍖栵紝娓涘皯寤堕伈骞舵彁鍗囧悶鍚愰噺銆�
銆€銆€2. 寮峰ぇ鐨� DSP 鍔熻兘锛氬収(n猫i)缃ぇ閲� DSP Slice锛屽彲浠ラ珮鏁堝畬鎴愪箻娉曠疮鍔犵瓑閬嬬畻鎿嶄綔锛屽唬娉涙噳(y墨ng)鐢ㄤ簬娴粸瑷堢畻鍜屾烤娉㈠櫒瑷�(sh猫)瑷�銆�
銆€銆€3. 澶у閲忓瓨鍎茶硣婧愶細閰嶅倷娴烽噺 Block RAM 鍜屽垎甯冨紡 RAM锛屾豢瓒冲浠诲嫏(w霉)绶╁瓨闇€姹傘€�
銆€銆€4. 楂橀€熶覆琛屾帴鍙ｏ細鏀寔楂橀仈(d谩) 32.75Gbps 鐨勬敹鐧�(f膩)鍣ㄩ€熺巼锛岄仼鐢ㄤ簬鏈€鏂颁竴浠ｉ€氫俊妯�(bi膩o)婧�(zh菙n)銆�
銆€銆€5. 鍙摯(ku貌)灞曟€у挤锛氶€氶亷闈堟椿鐨� I/O 閰嶇疆锛岃兘杓曟澗閬╂噳(y墨ng)澶氱ó澶栬ō(sh猫)閫ｆ帴闇€姹�銆�

鎳�(y墨ng)鐢�

瑭插瀷铏熺殑 FPGA 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅鍫存櫙锛�
銆€銆€1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱瑷�(sh猫)瑷�锛屼緥濡� AI 鎺ㄧ悊寮曟搸鎴栨暩(sh霉)鎿�(j霉)搴煡瑭㈠姞閫�銆�
銆€銆€2. 缍�(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欓枊鐧�(f膩)锛屽璺敱鍣�銆佷氦鎻涙鍙婄恫(w菐ng)绲�(lu貌)瀹夊叏瑷�(sh猫)鍌欎腑鐨勬祦閲忕鐞嗗拰鍗�(xi茅)璀拌В鏋愩€�
銆€銆€3. 鍦栧儚鑸囪闋昏檿鐞嗙郴绲�(t菕ng)锛屾兜钃嬮珮娓呯洠(ji膩n)鎺ф敐鍍忛牠銆侀啱(y墨)鐧傛垚鍍忎互鍙婅櫅鎿従(xi脿n)瀵﹁ō(sh猫)鍌�銆�
銆€銆€4. 宸ユキ(y猫)鎺у埗鑸囪嚜鍕曞寲闋�(l菒ng)鍩燂紝鎻愪緵瀵︽檪淇¤櫉閲囬泦鑸囧弽楗嬫帶鍒跺姛鑳�銆�
銆€銆€5. 鐒＄窔閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉缓瑷�(sh猫)锛屽姪鍔涘熀绔欏拰鍥炲偝缍�(w菐ng)绲�(lu貌)鐨勮ō(sh猫)瑷堝鐝�(xi脿n)銆�