XCKU3P-L1FFVD900I 鏅�(sh铆)闁擄細2025/4/29 17:03:25 闁辫畝锛�48

XCKU3P-L1FFVD900I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale 绯诲垪 FPGA 鑺墖锛屽熀浜� 20nm 宸ヨ棟鍒剁▼鍒堕€�銆傝┎鍨嬭櫉(h脿o)閬╃敤浜庨珮鎬ц兘瑷�(j矛)绠�銆佺恫(w菐ng)绲�(lu貌)铏曠悊鍜屽祵鍏ュ紡瑕栬绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆傚叾鍏�(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨勯倧杓硣婧�銆丏SP 妯″鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佸绋帴鍙ｅ崝(xi茅)璀�锛屽苟鎻愪緵闈堟椿鐨勮ō(sh猫)瑷�(j矛)鎿�(ku貌)灞曡兘鍔�銆�
銆€銆€姝よ姱鐗囧爆浜� Kintex UltraScale 绯诲垪锛屽皥鐐轰腑绔€ц兘闇€姹傝ō(sh猫)瑷�(j矛)锛屽悓鏅�(sh铆)鍏奸¨浜嗘垚鏈垏鍔熻€楃殑骞宠　銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�204,500
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2,280
銆€銆€BRAM 鏁�(sh霉)閲忥細640
銆€銆€瀛樺劜(ch菙)鍣ㄥ閲忥細鏈€澶� 37.5Mb
銆€銆€閰嶇疆妯″紡锛歋electMAP, SPI
銆€銆€I/O 鏁�(sh霉)閲忥細564
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽椤炲瀷锛欶FVD900
銆€銆€闆绘簮闆诲锛�0.9V 鏍稿績闆诲 / 1.0V 杓斿姪闆诲 / 1.8V I/O 闆诲

鐗规€�

XCKU3P-L1FFVD900I 鎻愪緵寮�(qi谩ng)澶х殑骞惰铏曠悊鑳藉姏鍜屽彲绶ㄧ▼纭欢鏋舵(g貌u)锛岄仼鍚堥渶瑕侀珮鍚炲悙閲忕殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅€傚畠鏀寔楂橀仈(d谩) 32.75Gbps 鐨勬敹鐧�(f膩)鍣ㄩ€熺巼锛屽苟鍏锋湁浣庡欢閬茬壒鎬�銆傛澶�锛孶ltraScale 绯诲垪閲囩敤鍒嗗堡浜掕伅(li谩n)绲�(ji茅)妲�(g貌u)锛屾彁楂樹簡鏁�(sh霉)鎿�(j霉)鍌宠几鏁堢巼鍜岀郴绲�(t菕ng)鎬ц兘銆�
銆€銆€瑭插櫒浠堕倓鏀寔澶氱ó宓屽叆寮忚檿鐞嗗櫒閬搁爡(xi脿ng)锛堝 ARM Cortex-A53 鎴� A9锛�锛屽厑瑷辨(g貌u)寤� SoC 瑙ｆ焙鏂规銆傚収(n猫i)缃殑瀹夊叏鍔熻兘鍖呮嫭 AES 鍔犲瘑銆丷SA 椹�(y脿n)璀夊拰宸垎淇¤櫉(h脿o)淇濊(h霉)锛屽寮�(qi谩ng)浜嗙郴绲�(t菕ng)鐨勫彲闈犳€у拰瀹夊叏鎬�銆�
銆€銆€閫氶亷(gu貌) Vivado 瑷�(sh猫)瑷�(j矛)宸ュ叿閺堬紝鐢ㄦ埗鍙互杓曟澗瀵�(sh铆)鐝�(xi脿n)寰� RTL 鍒版瘮鐗规祦鐢熸垚鐨勫畬鏁撮枊鐧�(f膩)娴佺▼锛屽悓鏅�(sh铆)鍒╃敤闋�(y霉)妲�(g貌u)寤� IP 鏍稿姞閫熼枊鐧�(f膩)閫�(j矛n)绋嬨€�

鎳�(y墨ng)鐢�

閫欐 FPGA 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤紙濡� 5G 鍩虹珯锛�銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熷崱銆佸伐妤�(y猫)鑷嫊(d貌ng)鍖栨帶鍒�銆侀啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎互鍙婅埅绌鸿埅澶╅牁(l菒ng)鍩�銆傜敱浜庡叾闈堟椿鎬у拰楂樻€ц兘锛岄倓鍙敤浜庢繁搴﹀(xu茅)缈�(x铆)鎺ㄧ悊寮曟搸銆佸湒鍍忎俊铏�(h脿o)铏曠悊鍠厓浠ュ強鍚勭ó鑷畾缇╁崝(xi茅)璀板(sh铆)鐝�(xi脿n)鐨勫牬(ch菐ng)鏅€�