XCKU3P-L1FFVB676I 鏅�(sh铆)闁擄細2025/5/13 8:51:26 闁辫畝锛�22

XCKU3P-L1FFVB676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale 绯诲垪 FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪锛夎姱鐗�銆傝┎绯诲垪鑺墖閲囩敤鍏堥€�(j矛n)鐨� 20nm 鍒剁▼宸ヨ棟锛屾彁渚涗簡寮�(qi谩ng)澶х殑閭忚集璩囨簮銆侀珮鎬ц兘鐨� DSP 妯″浠ュ強闈堟椿鐨� I/O 閰嶇疆锛岄仼鐢ㄤ簬閫氫俊銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€�銆佸祵鍏ュ紡瑕栬銆佸伐妤�(y猫)鑷嫊(d貌ng)鍖栫瓑闋�(l菒ng)鍩熺殑寰�(f霉)闆滆ō(sh猫)瑷�(j矛)闇€姹�銆�
銆€銆€姝ゅ瀷铏�(h脿o)涓殑鍏烽珨鍙冩暩(sh霉)鍚京濡備笅锛歑CKU 琛ㄧず UltraScale 绯诲垪 Kintex-UltraScale 鍨嬭櫉(h脿o)锛�3P 琛ㄧず鍏跺閲忕礆(j铆)鍒ュ拰鎬ц兘绛夌礆(j铆)锛孡1 琛ㄧず閫熷害绛夌礆(j铆)锛孎(xi脿n)FVB676 琛ㄧず灏佽椤炲瀷鐐� FFVB676锛孖琛ㄧず鍟嗙敤绱�(j铆)宸ヤ綔婧害鑼冨湇銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細208000
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2490
銆€銆€Block RAM 瀹归噺锛氱磩 13.5MB
銆€銆€URAM 瀹归噺锛�2.5MB
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�512
銆€銆€閰嶇疆妯″紡锛歋electMAP, JTAG
銆€銆€宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� 85掳C
銆€銆€鏍稿績闆诲锛�0.85V
銆€銆€I/O 闆诲锛�1.8V/2.5V/3.3V

鐗规€�

Kintex UltraScale 绯诲垪 FPGA 鎻愪緵浜嗗嚭鑹茬殑鎬ц兘鑸囧姛鑰楁瘮锛岄仼鍚堜腑绔埌楂樼鎳�(y墨ng)鐢�銆�
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬�(d谩) 1GHz 鐨勫収(n猫i)閮ㄦ檪(sh铆)閻橀牷鐜囷紝鎻愪緵寮�(qi谩ng)澶х殑骞惰铏曠悊鑳藉姏銆�
銆€銆€2. 闆嗘垚纭牳妯″锛氬収(n猫i)缃� PCIe Gen3 妯″銆�100G Ethernet MAC 鍜� Interlaken 鍗�(xi茅)璀版ā濉婏紝绨�(ji菐n)鍖栫郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)骞舵彁鍗囧悶鍚愰噺銆�
銆€銆€3. 澶у閲忓瓨鍎�(ch菙)鍣細鍖呭惈 Block RAM 鍜� UltraRAM (URAM)锛岃兘澶犳豢瓒冲京(f霉)闆滅畻娉曠殑鏁�(sh霉)鎿�(j霉)绶╁瓨闇€姹�銆�
銆€銆€4. 闈堟椿鐨勪簰閫ｇ祼(ji茅)妲�(g貌u)锛歎ltraScale 鏋舵(g貌u)閲囩敤浜嗗寮�(qi谩ng)鍨嬬墖涓婄恫(w菐ng)绲�(lu貌) (NoC)锛屽厑瑷辨洿楂樻晥鐨勮硣婧愯(di脿o)搴﹀拰鏇翠綆鐨勫欢閬�銆�
銆€銆€5. 鏀寔鏈€鏂版帴鍙ｆ(bi膩o)婧�(zh菙n)锛氬寘鎷� DDR4銆丩PDDR4 鍏�(n猫i)瀛樻帶鍒跺櫒鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣�锛岄€熺巼鍙仈(d谩) 16.3Gbps銆�

鎳�(y墨ng)鐢�

瑭插瀷铏�(h脿o) FPGA 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氱ó楂樿姹傞牁(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡� 5G 鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)涓殑淇¤櫉(h脿o)铏曠悊鍜屽崝(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬鍔犲瘑瑙ｅ瘑銆佸绺В澹撶府浠ュ強姗�(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊浠诲嫏(w霉)鐨勭‖浠跺姞閫熴€�
銆€銆€3. 瑕栭牷鍜屽湒鍍忚檿鐞嗭細瀵�(sh铆)鐝�(xi脿n)瀵�(sh铆)鏅�(sh铆)瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佽▓(j矛)绠楁(j墨)瑕栬绠楁硶鍜屽湒褰㈡覆鏌撳姛鑳�銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鍦ㄥ(sh铆)鏅�(sh铆)鎺у埗銆侀亱(y霉n)鍕�(d貌ng)鎺у埗鍜屽伐妤�(y猫)鐗╄伅(li谩n)缍�(w菐ng)缍�(w菐ng)闂�(gu膩n)涓櫦(f膩)鎻噸瑕佷綔鐢ㄣ€�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細鐢ㄤ簬閱�(y墨)瀛�(xu茅)褰卞儚铏曠悊鍜岃ê鏂峰剙鍣ㄤ腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋�銆�
銆€銆€6. 娓�(c猫)瑭︽脯(c猫)閲忥細妲�(g貌u)寤洪珮鎬ц兘娓�(c猫)瑭﹀钩鑷�(t谩i)鍜屼俊铏�(h脿o)鐢熸垚瑷�(sh猫)鍌欍€�