XCKU3P-3SFVB784E 鏅傞枔锛�2025/5/7 17:29:37 闁辫畝锛�24

XCKU3P-3SFVB784E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex UltraScale 绯诲垪 FPGA 鐨勪竴绋瀷铏�銆傝┎绯诲垪鐨� FPGA 閲囩敤 20nm 鍒堕€犲伐钘�锛屽叿鏈夐珮鎬ц兘銆佷綆鍔熻€楃殑鐗归粸锛岄仼鍚堢敤浜庨珮绔俊铏熻檿鐞嗐€侀€氫俊绯荤当(t菕ng)銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€�銆佸湒鍍忚檿鐞嗕互鍙婂伐妤�(y猫)鎺у埗绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆�
銆€銆€瑭茶姱鐗囨彁渚涗簡璞愬瘜鐨勯倧杓硣婧愬拰 DSP Slice锛屾敮鎸佸绋帴鍙ｅ崝(xi茅)璀�锛屽悓鏅傚叿鍌欏挤澶х殑鍙法绋嬭兘鍔涳紝鑳藉婊胯冻寰╅洔瑷�(sh猫)瑷堢殑闇€姹�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑CKU3P-3SFVB784E
銆€銆€鍒剁▼宸ヨ棟锛�20nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 158K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細1920
銆€銆€濉� RAM (KB)锛�6800
銆€銆€閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�520
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽椤炲瀷锛歋FVB784

鐗规€�

XCKU3P-3SFVB784E 鎻愪緵浜嗗嚭鑹茬殑鎬ц兘鍜岄潏娲绘€с€傚畠鍏�(n猫i)缃簡 UltraRAM 鎶€琛�(sh霉)锛屽彲浠ラ’钁楁彁楂樼墖涓婂瓨鍎插櫒鐨勫埄鐢ㄧ巼鍜岃í鍟忛€熷害銆�
銆€銆€FPGA 涓泦鎴愪簡澶ч噺 DSP Slice锛屼娇寰楁暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)鏇寸偤楂樻晥锛岄仼鐢ㄤ簬闇€瑕侀珮瑷堢畻瀵嗗害鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€瑭插櫒浠堕倓鏀寔楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛岄€熺巼鍙仈 32.75Gbps锛屽緸鑰岀偤楂橀€熸暩(sh霉)鎿�(j霉)鍌宠几鎻愪緵浜嗗彲闈犵殑瑙ｆ焙鏂规銆�
銆€銆€姝ゅ锛孹CKU3P-3SFVB784E 鏀寔鍕曟厠(t脿i)鍔熻兘鍒囨彌锛圖ynamically Partial Reconfiguration锛�锛屽厑瑷卞湪閬嬭鏅傞噸鏂板姞杓夐儴鍒嗛浕璺紝鎻愰珮浜嗙郴绲�(t菕ng)鐨勯仼鎳�(y墨ng)鎬у拰鎿村睍鎬�銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬澶氬€嬮牁(l菒ng)鍩燂紝鍖呮嫭浣嗕笉闄愪簬锛�
銆€銆€1. 楂橀€熼€氫俊绯荤当(t菕ng)锛屽鍏夊偝杓哥恫(w菐ng)绲�(lu貌)鍜岀劇绶氬熀绔欍€�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€�锛屼緥濡傛繁搴﹀缈掓帹鐞�銆佽闋昏綁(zhu菐n)纰煎拰鎼滅储绱㈠紩銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勫鏅傚湒鍍忚檿鐞�銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒剁郴绲�(t菕ng)涓殑楂樼礆绠楁硶瀵︾従(xi脿n)銆�
銆€銆€5. 姹借粖闆诲瓙涓殑闆烽仈鑸囧偝鎰熷櫒铻嶅悎銆�
銆€銆€XCKU3P-3SFVB784E 鐨勯珮甯跺銆佷綆寤堕伈鐗规€у拰寮峰ぇ鐨勫苟琛岃檿鐞嗚兘鍔涗娇鍏舵垚鐐洪€欎簺楂樻€ц兘鎳�(y墨ng)鐢ㄧ殑鐞嗘兂閬告搰銆�