鍨嬭櫉(h脿o)锛歑CKU15P-2FFVA1760E
銆�銆�宸ヨ棟鍒剁▼锛�20nm
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱� 195K
銆�銆�RAM 瀹归噺锛�34.6Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細4800
銆�銆�閰嶇疆妯″紡锛歋electMAP 鍜� Master SPI
銆�銆�I/O Bank 鏁�(sh霉)閲忥細52
銆�銆�鏈�澶х敤鎴� I/O 寮曡叧鏁�(sh霉)锛�920
銆�銆�灏佽�濋�炲瀷锛欶FVA1760
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�渚涢浕闆诲�擄��1.0V 鏍稿績闆诲��锛岃紨鍔╅浕澹撶偤 1.8V/3.3V

XCKU15P-2FFVA1760E 灞�浜� Xilinx Kintex UltraScale 绯诲垪锛屽叿鏈変互涓嬮’钁楃壒鎬э細
銆�銆�1. 楂樻�ц兘鏋舵��(g貌u)锛氶噰鐢� UltraScale 鏋舵��(g貌u)锛屽劒(y艒u)鍖栦簡鏅�(sh铆)閻樼�＄悊銆佷俊铏�(h脿o)鍌宠几璺�寰戝欢閬插拰鍚炲悙閲�銆�
銆�銆�2. 澶ц��(gu墨)妯￠倧杓�璩囨簮锛氬寘鍚�瓒呴亷 195K 鐨勯倧杓�鍠�鍏�锛岄仼鍚堣檿鐞嗗京(f霉)闆滅殑绠楁硶鍜屾暩(sh霉)鎿�(j霉)娴�銆�
銆�銆�3. 鍏�(n猫i)缃� DSP 妯″�婏細澶氶��(d谩) 4800 鍊�(g猫) DSP Slice锛岄仼鐢ㄤ簬娴�榛�(di菐n)閬�(y霉n)绠楀拰鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆�銆�4. 楂橀�熸敹鐧�(f膩)鍣�锛氶泦鎴愬�氬��(g猫)楂橀仈(d谩) 15.75Gbps 鐨� GTH 鏀剁櫦(f膩)鍣�锛屾豢瓒抽珮閫熼�氫俊鎺ュ彛鐨勯渶姹�銆�
銆�銆�5. 鍙�鎿�(ku貌)灞曞瓨鍎�(ch菙)鍣ㄦ帴鍙ｏ細鏀�鎸� DDR4銆丏DR3銆丷LDRAM3 鍜� QDR-IV 绛夊瓨鍎�(ch菙)鍣ㄩ�炲瀷锛屾彁渚涢珮鏁堢殑鍏�(n猫i)瀛樿í鍟忚兘鍔�銆�
銆�銆�6. 澧炲挤(qi谩ng)鐨勮��(di脿o)瑭﹀姛鑳斤細鍏�(n猫i)缃� Vivado 瑷�(sh猫)瑷�(j矛)濂椾欢鏀�鎸�锛屾彁渚涘叏闈㈢殑闁嬬櫦(f膩)鍜岃��(di脿o)瑭﹀伐鍏烽泦銆�
銆�銆�7. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛氶�氶亷鍕�(d貌ng)鎱�(t脿i)鍔熻�楄��(di脿o)绡�(ji茅)鎶�琛�(sh霉)鍜屽垎鍗�(q奴)闆绘簮绠＄悊闄嶄綆鏁撮珨鑳借�椼��

XCKU15P-2FFVA1760E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 閫氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤細濡傚熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙��(j墨)涓�鐨勬��(sh霉)鎿�(j霉)鍖呰檿鐞嗚垏鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆�銆�2. 楂樻�ц兘瑷�(j矛)绠楋細鐢ㄤ簬鍔犻�熺�戝��(xu茅)瑷�(j矛)绠�銆侀噾铻嶅缓妯″拰姗�(j墨)鍣ㄥ��(xu茅)缈�(x铆)瑷�(x霉n)绶�銆�
銆�銆�3. 瑕栭牷寤ｆ挱锛氬��(sh铆)鐝�(xi脿n)瀵�(sh铆)鏅�(sh铆)瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓�炲��(qi谩ng)鍜屾牸寮忚綁(zhu菐n)鎻�銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欙細鏀�鎸侀珮鍒嗚鲸鐜囧奖鍍忚檿鐞嗗拰瀵�(sh铆)鏅�(sh铆)鍒嗘瀽銆�
銆�銆�5. 鑸�绌鸿埅澶╄垏鍦嬮槻锛氶仼鎳�(y墨ng)鍤�(y谩n)鑻涚挵(hu谩n)澧冧笅鐨勪俊铏�(h脿o)铏曠悊鍜屾帶鍒朵换鍕�(w霉)銆�
銆�銆�6. 鏁�(sh霉)鎿�(j霉)涓�蹇冿細鎻愪緵缍�(w菐ng)绲�(lu貌)鍔犻��銆佹暩(sh霉)鎿�(j霉)澹撶府鍜屽姞瀵嗙瓑鍔熻兘銆�
銆�銆�7. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栵細瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑閬�(y霉n)鍕�(d貌ng)鎺у埗鍜屾��(j墨)鍣ㄤ汉瑕栬�虹郴绲�(t菕ng)銆�

XCKU15P-1FFVA1760E
銆�銆�XCKU15P-3FFVA1760E