XCKU085-2FLVF1924I 鏅�(sh铆)闁擄細2025/5/13 16:50:09 闁辫畝锛�18

XCKU085-2FLVF1924I 鏄竴娆惧熀浜� Xilinx UltraScale 鏋舵(g貌u)鐨� FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪锛夎姱鐗囷紝闅稿爆浜� Kintex UltraScale 绯诲垪銆傝┎绯诲垪 FPGA 涓昏闈㈠悜楂樺付瀵�銆佷綆鏅�(sh铆)寤剁殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�锛岄仼鐢ㄤ簬閫氫俊銆佹暩(sh霉)鎿�(j霉)涓績銆佸唬鎾闋昏檿鐞�銆佹脯(c猫)瑭﹁垏娓�(c猫)閲忎互鍙婂伐妤�(y猫)鑷嫊(d貌ng)鍖栫瓑闋�(l菒ng)鍩�銆�
銆€銆€姝ゅ瀷铏�(h脿o)鐨� FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佹暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊 (DSP) 妯″銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰澶у閲忕墖涓婂瓨鍎�(ch菙)鍣紝鑳藉婊胯冻寰�(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)鐨勯渶姹�銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細83800
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2160
銆€銆€Block RAM 瀹归噺锛�5320 KB
銆€銆€UltraRAM 瀹归噺锛�8192 KB
銆€銆€楂橀€熸敹鐧�(f膩)鍣ㄦ暩(sh霉)閲忥細32
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼鑼冨湇锛氭渶楂� 16.3 Gbps
銆€銆€I/O 閵€琛屾暩(sh霉)閲忥細48
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster/Slave SPI銆丅PI銆丳arallel NV
銆€銆€灏佽椤炲瀷锛欶FG1924
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C

鐗规€�

Kintex UltraScale 绯诲垪 FPGA 鍦ㄦ€ц兘鍜屽姛鑰椾箣闁撳彇寰椾簡鑹ソ鐨勫钩琛�銆俋CKU085-2FLVF1924I 鍏锋湁浠ヤ笅鐗归粸(di菐n)锛�
銆€銆€1. 楂樻晥鐨� DSP 寮曟搸鏀寔娴粸(di菐n)閬�(y霉n)绠楀拰澶ц(gu墨)妯″苟琛岃檿鐞�锛岄仼鍚堥珮鎬ц兘瑷�(j矛)绠椾换鍕�(w霉)銆�
銆€銆€2. 鍏�(n猫i)缃� PCIe Gen3 x8 纭牳妯″锛岀啊鍖栦簡鑸囦富姗�(j墨)绯荤当(t菕ng)鐨勬帴鍙ｈō(sh猫)瑷�(j矛)銆�
銆€銆€3. 鏀寔楂橀仈(d谩) 16.3 Gbps 鐨勯珮閫熸敹鐧�(f膩)鍣紝閬╃敤浜庡鍗�(xi茅)璀颁簰鑱�(li谩n)鍜岄暦璺濋洟鏁�(sh霉)鎿�(j霉)鍌宠几銆�
銆€銆€4. 澶у閲忕殑 UltraRAM 璩囨簮鐐哄京(f霉)闆滅殑绠楁硶鎻愪緵浜嗗厖瓒崇殑鐗囦笂瀛樺劜(ch菙)绌洪枔銆�
銆€銆€5. 閲囩敤鍏堥€�(j矛n)鐨� 20nm 鍒堕€犲伐钘濓紝鍏峰倷杓冧綆鐨勯潨鎱�(t脿i)鍔熻€楀拰鍕�(d貌ng)鎱�(t脿i)鍔熻€�銆�
銆€銆€6. 鏀寔 Vivado Design Suite 宸ュ叿閺堥€�(j矛n)琛岄枊鐧�(f膩)锛屾彁渚涢珮鏁堢殑缍滃悎銆佸(sh铆)鐝�(xi脿n)鍜岄(y脿n)璀夋祦绋�銆�

鎳�(y墨ng)鐢�

XCKU085-2FLVF1924I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡傜劇绶氬熀绔�銆佸洖鍌崇恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欎腑鐨勪俊铏�(h脿o)铏曠悊銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬姗�(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)鍖呰檿鐞嗙瓑浠诲嫏(w霉)銆�
銆€銆€3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細渚嬪瀵�(sh铆)鏅�(sh铆)瑕栭牷杞�(zhu菐n)纰笺€佸垎杈ㄧ巼杞�(zhu菐n)鎻�銆�
銆€銆€4. 娓�(c猫)瑭﹁垏娓�(c猫)閲忚ō(sh猫)鍌欙細鎻愪緵楂樼簿搴︾殑鏁�(sh霉)鎿�(j霉)閲囬泦鍜屽垎鏋愯兘鍔�銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鏀寔寰�(f霉)闆滅殑閬�(y霉n)鍕�(d貌ng)鎺у埗鍜屽(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)銆�
銆€銆€6. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉€€丆T 鍜� MRI 绛夊奖鍍忛噸寤恒€�